# **Atmel Corporation CMOS Flash Memory**



Is a Registered Trademark of Atmel Corporation, 2125 O'Nel Drive, San Jose, CA 95131, TEL (408) 441-0311, FAX (408) 436-4300.

#### **Important Notice**

Atmel guarantees that its circuits will be free from defects of material and workmanship under normal use and service, and that these circuits will perform to current specifications in accordance with, and subject to, the Company's standard warranty which is detailed in Atmel's Purchasing Order Acknowledgment.

Atmel reserves the right to change devices or specifications detailed in this data book at any time without notice, and assumes no responsibility for any errors within this document. Atmel does not make any commitment to update this information. Atmel assumes no responsibility for the use of any circuits described in this data book, nor does the Company assume responsibility for the functioning of undescribed features or parameters.

In the absence of a written agreement to the contrary, Atmel assumes no liability with respect to the use of semiconductor devices described in this data book for applications assistance, customers' product design or infringement of patents or copyrights of third parties.

Atmel's products are not authorized for use as critical components in life support devices or systems and the use as such implies that user bears all risk of such use.

If Atmel is an approved vendor on a Standard Military Drawing (SMD), the Atmel similar part number specification is compliant with the SMD.

Trademarks or registered trademarks used in this document may be the property of Atmel and others.

© Atmel Corporation, 1993

Printed on recycled paper.



Thank you for your interest in Atmel's expanding family of nonvolatile Flash memory integrated circuits.

Atmel is the leading supplier of 5-volt-only and 3-volt-only read and write Flash PEROMs. The Flash memory family is specified over commercial as well as military temperature ranges and is available in through-hole and surface mount packages (such as PLCC and TSOP).

Atmel Corporation, founded in 1984, designs, develops, manufactures and markets, on a worldwide basis, a wide variety of complex integrated ciurcuits based on proprietary process techniques. Included in the Company's product offerings are several families of nonvolatile programmable memories, programmable logic devices and application specific standard products.

Atmel will continue to expand this product family, offering new densities and lower voltage products.

If you require additional literature, please contact the literature department at (800) 292-8635. For further assistance, please contact your local sales representative listed on the back of this booklet.

Sincerely,

Ken Kwong

Director, Flash Memories

Ken twong





# Table of Contents

		Page
5-Volt Only		
AT29C256	32K x 8	256K, 5-Volt Only1
AT29C257	32K x 8	256K, 5-Volt Only15
AT29C512	64K x 8	512K, 5-Volt Only
AT29C010	128K x 8	1-MBit, 5-Volt Only 41
AT29C1024	64K x 16	1-MBit, 5-Volt Only 55
AT29C020	256K x 8	2-MBit, 5-Volt Only
AT29C040	512K x 8	4-MBit, 5-Volt Only
3-Volt Only		
AT29LV256	32K x 8	256K, 3-Volt Only 9 <sup>-1</sup>
AT29LV512	64K x 8	512K, 3-Volt Only101
AT29LV010	128K x 8	1-MBit, 3-Volt Only11
AT29LV1024	64K x 16	1-MBit, 3-Volt Only 12
AT29LV020	256K x 8	2-MBit, 3-Volt Only
AT29LV040	512K x 8	4-MBit, 3-Volt Only
Application N	lotes	
Atmel Flash PE	ROMs	15
Standard Pag	kage Outline	es
Package Outlin	e Options	155



i



ii

#### **Features**

- · Fast Read Access Time 90 ns
- Five-Volt-Only Reprogramming
- Page Program Operation

Single Cycle Reprogram (Erase and Program) Internal Address and Data Latches for 64 Bytes

- Internal Program Control and Timer
- Hardware and Software Data Protection
- Fast Program Cycle Times

Page (64 Byte) Program Time - 10 ms Chip Erase Time - 10 ms

- DATA Polling for End of Program Detection
- Low Power Dissipation

80 mA Active Current

300  $\mu\text{A}$  CMOS Standby Current

 High Reliability CMOS Technology 1000 Erase/Program Cycles 10-Year Data Retention

- Single 5 V ± 10% Supply
- CMOS and TTL Compatible Inputs and Outputs
- Full Military, Commercial, and Industrial Temperature Ranges

#### **Description**

The AT29C256 is a five-volt-only in-system Flash Programmable and Erasable Read Only Memory (PEROM). Its 256K of memory is organized as 32,768 words by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 90 ns with power dissipation of just 440 mW. When the device is deselected, the CMOS standby current is less than  $300\,\mu\text{A}$ .


#### **Pin Configurations**

Pin Name	Function
A0 - A14	Addresses
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
1/00 - 1/07	Data Inputs/Outputs
NC	No Connect

DIP Top View

		-			
A12	1 2 3 4 5 6 7 8 9 10 11 12 13	~	28 27 26 25 24 23 22 21 20 19 18 17		Vcc A14 A13 A8 A9 A11 OE A10 CE I/O7 I/O6 I/O5 I/O4
	13 14		16 15	Ę	1/04
GND	14		15	۲	1/03

PLCC and LCC Top View



TSOP Top View

Type 1

OE 22 22 A9 11 6 23 22 A13 A8 42 25 26 VCC WC	19 18 D VO4 17 16 D VO4 13 14 D GND 13 12 D VO1	A10 I/O7 I/O5 I/O3 I/O2 I/O0 A1
---	---	---

Note: PLCC package pins 1 and 17 are DON'T CONNECT.



256K (32K x 8) 5-Volt Only CMOS Flash PEROM




#### **Description** (Continued)

To allow for simple in-system reprogrammability, the AT29C256 does not require high input voltages for programming. Five-volt-only commands determine the operation of the device. Reading data out of the device is similar to reading from a static RAM. Reprogramming the AT29C256 is performed on a page basis; 64 bytes of data are loaded into the device and then simultaneously programmed. The contents of the entire device may be erased by using a six-byte software code (although erasure before programming is not needed).

During a reprogram cycle, the address locations and 64 bytes of data are internally latched, freeing the address and data bus for other operations. Following the initiation of a program cycle, the device will automatically erase the page and then program the latched data using an internal control timer. The end of a program cycle can be detected by  $\overline{DATA}$  polling of I/O7. Once the end of a program cycle has been detected a new access for a read, program or chip erase can begin.

#### **Block Diagram**



#### **Device Operation**

READ: The AT29C256 is accessed like a static RAM. When  $\overline{CE}$  and  $\overline{OE}$  are low and  $\overline{WE}$  is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever  $\overline{CE}$  or  $\overline{OE}$  is high. This dual-line control gives designers flexibility in preventing bus contention.

BYTE LOAD: A byte load is performed by applying a low pulse on the  $\overline{WE}$  or  $\overline{CE}$  input with  $\overline{CE}$  or  $\overline{WE}$  low (respectively) and  $\overline{OE}$  high. The address is latched on the falling edge of  $\overline{CE}$  or  $\overline{WE}$ , whichever occurs last. The data is latched by the first rising edge of  $\overline{CE}$  or  $\overline{WE}$ . Byte loads are used to enter the 64 bytes of a page to be programmed or the software codes for data protection and chip erasure.

PROGRAM: The device is reprogrammed on a page basis. If a byte of data within a page is to be changed, data for the entire page must be loaded into the device. Any byte that is not loaded during the programming of its page will be erased to read FFh. Once the bytes of a page are loaded into the device, they are simultaneously programmed during the internal programming period. After the first data byte has been loaded into the device, successive bytes are entered in the same manner. Each new byte to be programmed must have its high to low transition on  $\overline{WE}$  (or  $\overline{CE}$ ) within 150  $\mu$ s of the low to high transition of  $\overline{WE}$  (or  $\overline{CE}$ ) of the preceding byte. If a high to low transition, the load period will end and the internal programming period will start. A6 to A14 specify the page address. The page address must be valid during each high to low transition of  $\overline{WE}$  (or  $\overline{CE}$ ). A0 to

A5 specify the byte address within the page. The bytes may be loaded in any order; sequential loading is not required.

SOFTWARE DATA PROTECTION: A software controlled data protection feature is available on the AT29C256. Once the software protection is enabled a software algorithm must be issued to the device before a program may be performed. The software protection feature may be enabled or disabled by the user; when shipped from Atmel, the software data protection feature is disabled. To enable the software data protection, a series of three program commands to specific addresses with specific data must be performed. After the software data protection is enabled the same three program commands must begin each program cycle in order for the programs to occur. All software program commands must obey the page program timing specifications. Once set, the software data protection feature remains active unless its disable command is issued. Power transitions will not reset the software data protection feature, however the software feature will guard against inadvertent program cycles during power transitions.

Once set, software data protection will remain active unless the disable command sequence is issued.

After setting SDP, any attempt to write to the device without the three-byte command sequence will start the internal write timers. No data will be written to the device; however, for the duration of twc, a read operation will effectively be a polling operation

After the software data protection's three-byte command code is given, a byte load is performed by applying a low pulse on the WE or CE input with CE or WE low (respectively) and OE high.

continued on next page

#### **Device Operation** (Continued)

The address is latched on the falling edge of  $\overline{CE}$  or  $\overline{WE}$ , whichever occurs last. The data is latched by the first rising edge of  $\overline{CE}$  or  $\overline{WE}$ . The 64 bytes of data must be loaded into each sector by the same procedure as outlined in the program section under device operation.

HARDWARE DATA PROTECTION: Hardware features protect against inadvertent programs to the AT29C256 in the following ways: (a)  $V_{CC}$  sense— if  $V_{CC}$  is below 3.8 V (typical), the program function is inhibited. (b)  $V_{CC}$  power on delay— once  $V_{CC}$  has reached the  $V_{CC}$  sense level, the device will automatically time out 5 ms (typical) before programming. (c) Program inhibit— holding any one of  $\overline{OE}$  low,  $\overline{CE}$  high or  $\overline{WE}$  high inhibits program cycles. (d) Noise filter— pulses of less than 15 ns (typical) on the  $\overline{WE}$  or  $\overline{CE}$  inputs will not initiate a program cycle.

PRODUCT IDENTIFICATION: The product identification mode identifies the device and manufacturer and may be accessed by a hardware operation. For details, see Operating Modes or Product Identification.

DATA POLLING: The AT29C256 features DATA polling to indicate the end of a program cycle. During a program cycle an attempted read of the last byte loaded will result in the complement of the loaded data on I/O7. Once the program cycle has been completed, true data is valid on all outputs and the next cycle may begin. DATA polling may begin at any time during the program cycle.

TOGGLE BIT: In addition to DATA polling the AT29C256 provides another method for determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the program cycle has completed, I/O6 will stop toggling and valid data will be read. Examining the toggle bit may begin at any time during a program cycle.

OPTIONAL CHIP ERASE MODES: The entire device may be erased by either using a six-byte software code or high voltage. For details, please contact Atmel.

#### Absolute Maximum Ratings\*

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
All Input Voltages (including N.C. Pins) with Respect to Ground0.6 V to +6.25 V
All Output Voltages with Respect to Ground0.6 V to V <sub>CC</sub> +0.6 V
Voltage on $\overline{\text{OE}}$ with Respect to Ground0.6 V to +13.5 V

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **Pin Capacitance** $(f = 1 \text{ MHz}, T = 25^{\circ}\text{C})^{(1)}$

	Тур	Max	Units	Conditions
CIN	4	6	pF	$V_{IN} = 0 V$
Соит	8	12	pF	Vout = 0 V

Note: 1. This parameter is characterized and is not 100% tested.





# D.C. and A.C. Operating Range

		AT29C256-90	AT29C256-12	AT29C256-15	AT29C256-20	AT29C256-25
Operating	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C
Temperature	Ind.		-40°C - 85°C	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
(Case)	Mil.	·	-55°C - 125°C	-55°C - 125°C	-55°C - 125°C	-55°C - 125°C
Vcc Power Supp	oly	5 V± 10%	5 V± 10%	5 V± 10%	5 V ± 10%	5 V ± 10%

### **Operating Modes**

Mode	CE	ŌĒ	WE	Ai	I/O
Read	VIL	ViL	ViH	Ai	Dout
Program <sup>(2)</sup>	VIL	ViH	VIL	Ai	Din
5V Chip Erase	VIL	VIH	VIL	Ai	
Standby/Write Inhibit	ViH	X <sup>(1)</sup>	Х	X	High Z
Write Inhibit	Χ	X	ViH		
Write Inhibit	Х	VIL	Х		
Output Disable	Χ	ViH	Χ		High Z
High Voltage Chip Erase	VIL	Vн <sup>(3)</sup>	VIL	Х	High Z
Product Identification					
Hawkings	Mo	Min	<b>M</b>	$A1-A14 = V_{IL}, A9 = V_{H},$ $A0 = V_{IL}$	Manufacturer Code <sup>(4)</sup>
Hardware	VIL	VIL	ViH	A1-A14 = V <sub>IL</sub> , A9 = V <sub>H</sub> , A0 = V <sub>IH</sub>	Device Code <sup>(4)</sup>
Software <sup>(5)</sup>				A0 = V <sub>IL</sub>	Manufacturer Code <sup>(4)</sup>
Software.				A0 = V <sub>IH</sub>	Device Code <sup>(4)</sup>

Notes: 1. X can be  $V_{IL}$  or  $V_{IH}$ .

2. Refer to A.C. Programming Waveforms.

3.  $V_H = 12.0 \text{ V} \pm 0.5 \text{ V}.$ 

4. Manufacturer Code: 1F, Device Code: DC

5. See details under Software Product Identification Entry/Exit.


#### **D.C. Characteristics**

Symbol	Parameter	Condition	Min	Max	Units
ILI	Input Load Current	VIN = 0 V to VCC		10	μΑ
ILO	Output Leakage Current	V <sub>I/O</sub> = 0 V to V <sub>CC</sub>		10	μΑ
ISB1	Vcc Standby Current CMOS	CE = Vcc-0.3 V to Vcc		300	μΑ
ISB2	Vcc Standby Current TTL	CE = 2.0 V to Vcc		3	mA
Icc	Vcc Active Current	f = 5 MHz; lout = 0 mA		80	mA
VIL	Input Low Voltage			8.0	V
ViH	Input High Voltage		2.0	-	V
Vol	Output Low Voltage	I <sub>OL</sub> = 2.1 mA		.45	V
Vo <sub>H1</sub>	Output High Voltage	IOH = -400 μA	2.4		V
V <sub>OH2</sub>	Output High Voltage CMOS	IOH = -100 μA; Vcc = 4.5 V	4.2		V

#### A.C. Read Characteristics

			C256- 90	1	C256- 12		C256- 15		C256- 20		C256- 25	
Symbol	Parameter	Min	Мах	Min	Max	Min	Max	Min	Max	Min	Max	Units
tacc	Address to Output Delay		90		120		150		200		250	ns
tce (1)	CE to Output Delay		90		120		150		200		250	ns
toE (2)	OE to Output Delay	0	40	0	50	0	70	0	80	0	100	ns
t <sub>DF</sub> (3,4)	CE or OE to Output Float	0	25	0	30	0	40	0	50	0	60	ns
tон	Output Hold from OE, CE or Address, whichever occurred first	0		0		0		0		0		ns


#### A.C. Read Waveforms



#### Notes:

- CE may be delayed up to t<sub>ACC</sub> t<sub>CE</sub> after the address transition without impact on t<sub>ACC</sub>.
- OE may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of CE without impact on t<sub>CE</sub> or by t<sub>ACC</sub> - t<sub>OE</sub> after an address change without impact on t<sub>ACC</sub>.
- 3.  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$  whichever occurs first ( $C_L = 5 pF$ ).
- 4. This parameter is characterized and is not 100% tested.

# Input Test Waveforms and Measurement Level



### **Output Test Load**







# A.C. Byte Load Characteristics

Symbol	Parameter	Min	Max	Units
tas, toes	Address, OE Set-up Time	0		ns
tah	Address Hold Time	50		ns
tcs	Chip Select Set-up Time	0		ns
tсн	Chip Select Hold Time	0		ns
twp	Write Pulse Width (WE or CE)	90		ns
tps	Data Set-up Time	50		ns
tDH,tOEH	Data, OE Hold Time	0		ns
twpH	Write Pulse Width High	100		ns

# A.C. Byte Load Waveforms- $\overline{\text{WE}}$ Controlled




# A.C. Byte Load Waveforms- $\overline{\text{CE}}$ Controlled



# **Program Cycle Characteristics**

Symbol	Parameter	Min	Max	Units
twc	Write Cycle Time		10	ms
tas	Address Set-up Time	0		ns
tah	Address Hold Time	50		ns
tos	Data Set-up Time	50		ns
tрн	Data Hold Time	0		ns
twp	Write Pulse Width	90		ns
tBLC	Byte Load Cycle Time		150	μs
twph	Write Pulse Width High	100		ns

### **Program Cycle Waveforms**



Notes:

A6 through A14 must specify the page address during each high to  $\underline{low}$  transition of  $\overline{WE}$  (or  $\overline{CE}). \underline{\hspace{1cm}}$ 


 $\overline{OE}$  must be high when  $\overline{WE}$  and  $\overline{CE}$  are both low.

All bytes that are not loaded within the page being programmed

will be erased to FF.




# Software Data Protection Enable Algorithm (1)




Notes for software program code:

- Data Format: I/O7 I/O0 (Hex);
   Address Format: A14 A0 (Hex).
- 2. Data Protect state will be activated at end of program cycle.
- 3. Data Protect state will be deactivated at end of program period.
- 4. 64 bytes of data must be loaded.

# Software Data Protection Disable Algorithm (1)



#### **Software Protected Program Cycle Waveform**



#### Notes:

- 1. A6 through A14 must specify the page address during each high to low transition of  $\overline{WE}$  (or  $\overline{CE}$ ) after the software code has been entered.
- 2.  $\overline{OE}$  must be high when  $\overline{WE}$  and  $\overline{CE}$  are both low.
- 3. All bytes that are not loaded within the page being programmed will be erased to FF.


# Data Polling Characteristics(1)

Symbol	Parameter	Min	Тур	Max	Units
tон	Data Hold Time	0			ns
toeh	OE Hold Time	10			ns
toe	OE to Output Delay <sup>(2)</sup>				ns
twn	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See toE spec in A.C. Read Characteristics.

#### **Data Polling Waveforms**




# Toggle Bit Characteristics(1)

Symbol	Parameter	Min	Тур	Max	Units
tон	Data Hold Time	0			ns
toeh	OE Hold Time	10			ns
toE	OE to Output Delay <sup>(2)</sup>				ns
toehp	OE High Pulse	150			ns
twR	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See toE spec in A.C. Read Characteristics.

#### **Toggle Bit Waveforms**




#### Notes:

- 1. Toggling either  $\overline{OE}$  or  $\overline{CE}$  or both  $\overline{OE}$  and  $\overline{CE}$  will operate toggle bit.
- 2. Beginning and ending state of I/O6 will vary.
- 3. Any address location may be used but the address should not vary.






# Software Product Identification Entry (1)




Notes for software product identification:

- Data Format: I/O7 I/O0 (Hex);
   Address Format: A14 A0 (Hex).
- A1 A14 = V<sub>IL</sub>.
   Manufacture Code is read for A0 = V<sub>IL</sub>;
   Device Code is read for A0 = V<sub>IH</sub>.
- The device does not remain in identification mode if powered down.
- 4. The device returns to standard operation mode.
- 5. Manufacturer Code: 1F Device Code: DC


# Software Product (1) Identification Exit




### NORMALIZED SUPPLY CURRENT vs.



# NORMALIZED SUPPLY CURRENT vs.



#### NORMALIZED SUPPLY CURRENT vs.





# **Ordering Information**

tacc	Icc (mA)		Ordaring Coda	Backago	Operation Range
(ns)	Active	Standby	Ordering Code	Package	Operation hange
90	80	0.3	AT29C256-90DC AT29C256-90JC AT29C256-90PC	28D6 32J 28P6	Commercial (0° to 70°C)
90	50	0.3	AT29C256-90TC	28T	Commercial (0° to 70°C)
120	80	0.3	AT29C256-12DC AT29C256-12JC AT29C256-12LC AT29C256-12PC AT29C256-12TC	28D6 32J 32L 28P6 28T	Commercial (0° to 70°C)
		-	AT29C256-12DI AT29C256-12JI AT29C256-12LI AT29C256-12PI	28D6 32J 32L 28P6	Industrial (-40° to 85°C)
			AT29C256-12DM AT29C256-12LM	28D6 32L	Military (-55°C to 125°C)
			AT29C256-12DM/883 AT29C256-12LM/883	28D6 32L	Military/883C Class B, Fully Compliant (-55°C to 125°C)
150	80	0.3	AT29C256-15DC AT29C256-15JC AT29C256-15LC	28D6 32J 32L	Commercial (0° to 70°C)
			AT29C256-15DI AT29C256-15JI AT29C256-15LI AT29C256-15PI AT29C256-15TI	28D6 32J 32L 28P6 28T	Industrial (-40° to 85°C)
			AT29C256-15DM AT29C256-15LM	28D6 32L	Military (-55°C to 125°C)
			AT29C256-15DM/883 AT29C256-15LM/883	28D6 32L	Military/883C Class B, Fully Compliant (-55°C to 125°C)
200	80	0.3	AT29C256-20DC AT29C256-20JC AT29C256-20LC AT29C256-20PC	28D6 32J 32L 28P6	Commercial (0° to 70°C)
			AT29C256-20DI AT29C256-20JI AT29C256-20LI AT29C256-20PI	28D6 32J 32L 28P6	Industrial (-40° to 85°C)
			AT29C256-20DM AT29C256-20LM	28D6 32L	Military (-55°C to 125°C)
			AT29C256-20DM/883 AT29C256-20LM/883	28D6 32L	Military/883C Class B, Fully Complian (-55°C to 125°C)

# **Ordering Information**

tacc (ns)	Icc (mA)		Ordering Code	Dookogo	Operation Bonne		
	Active	Standby	Ordering Code	Package	Operation Range		
250	80	80 0.3 AT29C256-25DC AT29C256-25JC AT29C256-25LC AT29C256-25PC		28D6 32J 32L 28P6	Commercial (0° to 70°C)		
250	80	0.3	AT29C256-25DI AT29C256-25JI AT29C256-25LI AT29C256-25PI	28D6 32J 32L 28P6	Industrial (-40° to 85°C)		
			AT29C256-25DM AT29C256-25LM	28D6 32L	Military (-55°C to 125°C)		
			AT29C256-25DM/883 AT29C256-25LM/883	28D6 32L	Military/883C Class B, Fully Compliant (-55°C to 125°C)		

	Package Type						
28D6	28 Lead, 0.600" Wide, Non-Windowed, Ceramic Dual Inline Package (Cerdip)						
32J	32 Lead, Plastic J-Leaded Chip Carrier (PLCC)						
32L	32 Pad, Non-Windowed, Ceramic Leadless Chip Carrier (LCC)						
28P6	28 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)						
28T	28 Lead, Thin Small Outline Package (TSOP)						





#### **Features**

- . Fast Read Access Time 90 ns
- Five-Volt-Only Reprogramming
- Page Program Operation

Single Cycle Reprogram (Erase and Program)
Internal Address and Data Latches for 64 Bytes

- Internal Program Control and Timer
- Hardware and Software Data Protection
- Fast Program Cycle Times
   Page (64 Byte) Program Time 10 ms
   Chip Erase Time 10 ms
- DATA Polling for End of Program Detection
- Low Power Dissipation
  - 50 mA Active Current

300 µA CMOS Standby Current

- High Reliability CMOS Technology 1000 Erase/Program Cycles
  - 10 Year Data Retention
- Single 5 V ± 10% Supply
- CMOS and TTL Compatible Inputs and Outputs
- Full Military, Commercial, and Industrial Temperature Ranges
- Pin-Compatible with 29C010 and 29C512 for Easy System Upgrades

#### Description

The AT29C257 is a five-volt-only in-system Flash Programmable and Erasable Read Only Memory (PEROM). Its 256K of memory is organized as 32,768 words by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 90 ns with power dissipation of just 275 mW. When the device is deselected, the CMOS standby current is less than 300  $\mu\text{A}$ .

To allow for simple in-system reprogrammability, the AT29C257 does not require high input voltages for programming. Five-volt-only commands determine the operation of the device. Reading data out of the device is similar to reading from a static RAM. Reprogramming the AT29C257 is performed on a page basis; 64 bytes of data are loaded into the device and then simultaneously programmed. The contents of the entire device may be erased by using a six-byte software code (although erasure before programming is not needed).

During a reprogram cycle, the address locations and 64 bytes of data are internally latched, freeing the address and data bus for other operations. Following the initiation of a program cycle, the device will automatically erase the page and then program the latched data using an internal control timer. The end of a program cycle can be detected by DATA polling of I/O7. Once the end of a program cycle has been detected a new access for a read, program or chip erase can begin.


#### **Pin Configurations**

Pin Name	Function
A0 - A14	Addresses
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
1/00 - 1/07	Data Inputs/Outputs
NC	No Connect

#### Notes:

- PLCC package pin 30 is a DON'T CONNECT.
- To upgrade to the 1-Mbit 29C010, pin 3 is A15 and pin 2 is A16.

#### PLCC Top View




256K (32K x 8) 5-Volt Only CMOS Flash PEROM





#### **Block Diagram**



#### **Device Operation**

READ: The AT29C257 is accessed like a static RAM. When  $\overline{CE}$  and  $\overline{OE}$  are low and  $\overline{WE}$  is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever  $\overline{CE}$  or  $\overline{OE}$  is high. This dual-line control gives designers flexibility in preventing bus contention.

BYTE LOAD: A byte load is performed by applying a low pulse on the  $\overline{WE}$  or  $\overline{CE}$  input with  $\overline{CE}$  or  $\overline{WE}$  low (respectively) and  $\overline{OE}$  high. The address is latched on the falling edge of  $\overline{CE}$  or  $\overline{WE}$ , whichever occurs last. The data is latched by the first rising edge of  $\overline{CE}$  or  $\overline{WE}$ . Byte loads are used to enter the 64 bytes of a page to be programmed or the software codes for data protection and chip erasure.

PROGRAM: The device is reprogrammed on a page basis. If a byte of data within a page is to be changed, data for the entire page must be loaded into the device. Any byte that is not loaded during the programming of its page will be erased to read FFh. Once the bytes of a page are loaded into the device, they are simultaneously programmed during the internal programming period. After the first data byte has been loaded into the device, successive bytes are entered in the same manner. Each new byte to be programmed must have its high to low transition on WE (or  $\overline{CE}$ ) within 150  $\mu$ s of the low to high transition of  $\overline{WE}$  (or CE) of the preceding byte. If a high to low transition is not detected within 150 µs of the last low to high transition, the load period will end and the internal programming period will start. A6 to A14 specify the page address. The page address must be valid during each high to low transition of WE (or CE). A0 to A5 specify the byte address within the page. The bytes may be loaded in any order; sequential loading is not required.

SOFTWARE DATA PROTECTION: A software controlled data protection feature is available on the AT29C257. Once the software protection is enabled a software algorithm must be issued to the device before a program may be performed. The software protection feature may be enabled or disabled by the

user; when shipped from Atmel, the software data protection feature is disabled. To enable the software data protection, a series of three program commands to specific addresses with specific data must be performed. After the software data protection is enabled the same three program commands must begin each program cycle in order for the programs to occur. All software program commands must obey the page program timing specifications. Once set, the software data protection feature remains active unless its disable command is issued. Power transitions will not reset the software data protection feature, however the software feature will guard against inadvertent program cycles during power transitions.

Once set, software data protection will remain active unless the disable command sequence is issued.

After setting SDP, any attempt to write to the device without the three-byte command sequence will start the internal write timers. No data will be written to the device; however, for the duration of twc, a read operation will effectively be a polling operation.

After the software data protection's three-byte command code is given, a byte load is performed by applying a low pulse on the  $\overline{WE}$  or  $\overline{CE}$  input with  $\overline{CE}$  or  $\overline{WE}$  low (respectively) and  $\overline{OE}$  high. The address is latched on the falling edge of  $\overline{CE}$  or  $\overline{WE}$ , whichever occurs last. The data is latched by the first rising edge of  $\overline{CE}$  or  $\overline{WE}$ . The 64 bytes of data must be loaded into each sector by the same procedure as outlined in the program section under device operation.

HARDWARE DATA PROTECTION: Hardware features protect against inadvertent programs to the AT29C257 in the following ways: (a) V<sub>CC</sub> sense— if V<sub>CC</sub> is below 3.8 V (typical), the program function is inhibited. (b) V<sub>CC</sub> power on delay— once V<sub>CC</sub> has reached the V<sub>CC</sub> sense level, the device will automatically time out 5 ms (typical) before programming. (c) Program inhibit— holding any one of  $\overline{OE}$  low,  $\overline{CE}$  high or  $\overline{WE}$  high inhibits program cycles. (d) Noise filter— pulses of

continued on next page

#### **Device Operation** (Continued)

less than 15 ns (typical) on the  $\overline{WE}$  or  $\overline{CE}$  inputs will not initiate a program cycle.

PRODUCT IDENTIFICATION: The product identification mode identifies the device and manufacturer and may be accessed by a hardware or software operation. For details, see Operating Modes or Software Product Identification.

DATA POLLING: The AT29C257 features DATA polling to indicate the end of a program cycle. During a program cycle an attempted read of the last byte loaded will result in the complement of the loaded data on I/O7. Once the program cycle has been completed, true data is valid on all outputs and the next

cycle may begin. DATA polling may begin at any time during the program cycle.

TOGGLE BIT: In addition to DATA polling the AT29C257 provides another method for determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the program cycle has completed, I/O6 will stop toggling and valid data will be read. Examining the toggle bit may begin at any time during a program cycle.

OPTIONAL CHIP ERASE MODES: The entire device may be erased by either using a six-byte software code or high voltage. For details, please contact Atmel.

#### **Absolute Maximum Ratings\***

Temperature Under Bias	55°C to +125°C
Storage Temperature	65°C to +150°C
All Input Voltages (including N.C. Pins) with Respect to Ground	0.6 V to +6.25 V
All Output Voltages with Respect to Ground0.	.6 V to V <sub>CC</sub> +0.6 V
Voltage on OE with Respect to Ground	0.6 V to +13.5 V

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **Pin Capacitance** $(f = 1 \text{ MHz}, T = 25^{\circ}\text{C})^{(1)}$

	Тур	Max	Units	Conditions
CIN	4	6	pF	VIN = 0 V
Соит	8	12	pF	Vout = 0 V

Note: 1. This parameter is characterized and is not 100% tested.





### D.C. and A.C. Operating Range

		AT29C257-90	AT29C257-12	AT29C257-15	AT29C257-20	AT29C257-25
Operating	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C
Temperature (Case)	Ind.		-40°C - 85°C	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
Vcc Power Supply		5 V ± 10%	5 V ± 10%	5 V ± 10%	5 V ± 10%	5 V ± 10%

### **Operating Modes**

Mode	CE	ŌĒ	WE	Ai	I/O
Read	VIL	VIL	ViH	Ai	Dout
Program <sup>(2)</sup>	VIL	ViH	VIL	Ai	DIN
5V Chip Erase	VIL	ViH	VIL	Ai	
Standby/Write Inhibit	ViH	X <sup>(1)</sup>	Х	X	High Z
Write Inhibit	Х	Х	ViH		
Write Inhibit	Х	VIL	Χ		
Output Disable	X	ViH	Χ		High Z
High Voltage Chip Erase	VIL	VH <sup>(3)</sup>	VIL	X	High Z
Product Identification					
Hordware	V.,	Mu	V	$A1-A14 = V_{IL}, A9 = V_{H},$ $A0 = V_{IL}$	Manufacturer Code <sup>(4)</sup>
Hardware	VIL	VIL	ViH	A1-A14 = V <sub>IL</sub> , A9 = V <sub>H</sub> , A0 = V <sub>IH</sub>	Device Code <sup>(4)</sup>
Software <sup>(5)</sup>				A0 = V <sub>IL</sub>	Manufacturer Code <sup>(4)</sup>
Software. 7				A0 = V <sub>IH</sub>	Device Code <sup>(4)</sup>

Notes: 1. X can be V<sub>IL</sub> or V<sub>IH</sub>.

2. Refer to A.C. Programming Waveforms.

3.  $V_H = 12.0 \text{ V} \pm 0.5 \text{ V}$ .

4. Manufacturer Code: 1F, Device Code: DC

5. See details under Software Product Identification Entry/Exit.


#### **D.C. Characteristics**

Symbol	Parameter	Condition	Min	Max	Units
ILI	Input Load Current	V <sub>IN</sub> = 0 V to V <sub>CC</sub>		10	μА
lo	Output Leakage Current	$V_{I/O} = 0 V to V_{CC}$		10	μΑ
Is <sub>B1</sub>	Vcc Standby Current CMOS	CE = Vcc-0.3V to Vcc		300	μΑ
I <sub>SB2</sub>	Vcc Standby Current TTL	CE = 2.0 V to Vcc		3	mA
lcc	V <sub>CC</sub> Active Current	f= 5 MHz; I <sub>OUT</sub> = 0 mA		50	mA
VIL	Input Low Voltage			8.0	V
ViH	Input High Voltage		2.0		V
Vol	Output Low Voltage	I <sub>OL</sub> = 2.1 mA		.45	V
VoH1	Output High Voltage	IOH = -400 μA	2.4		V
V <sub>OH2</sub>	Output High Voltage CMOS	IOH = -100 μA; Vcc = 4.5V	4.2		٧

#### A.C. Read Characteristics

		AT29C257- 90		AT29C257- 12 AT29C257- 15		AT29C257- 20		AT29C257- 25				
Symbol	Parameter	Min	Max	Min	Max	Min	Мах	Min	Max	Min	Мах	Units
tacc	Address to Output Delay		90		120		150		200		250	ns
tce (1)	CE to Output Delay		90		120		150		200		250	ns
toE (2)	OE to Output Delay	0	40	0	50	0	70	0	80	0	100	ns
t <sub>DF</sub> (3,4)	CE or OE to Output Float	0	25	0	30	0	40	0	50	0	60	ns
tон	Output Hold from OE, CE or Address, whichever occurred first	0		0		0		0		0		ns


#### A.C. Read Waveforms



#### Notes:

- 1.  $\overline{\text{CE}}$  may be delayed up to  $t_{ACC}$   $t_{CE}$  after the address transition without impact on  $t_{ACC}$ .
- OE may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of CE without impact on t<sub>CE</sub> or by t<sub>ACC</sub> - t<sub>OE</sub> after an address change without impact on t<sub>ACC</sub>.
- 3.  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$  whichever occurs first  $(C_L=5~pF)$ .
- 4. This parameter is characterized and is not 100% tested.

# Input Test Waveforms and Measurement Level




### **Output Test Load**




# A.C. Byte Load Characteristics

Symbol	Parameter	Min	Max	Units
tas, toes	Address, OE Set-up Time	0		ns
tah	Address Hold Time	50		ns
tcs	Chip Select Set-up Time	0		ns
tсн	Chip Select Hold Time	0		ns
twp	Write Pulse Width (WE or CE)	90		ns
tps	Data Set-up Time	50		ns
tDH,tOEH	Data, OE Hold Time	0		ns
twph	Write Pulse Width High	100		ns

# A.C. Byte Load Waveforms- WE Controlled




# A.C. Byte Load Waveforms- $\overline{\text{CE}}$ Controlled



# **Program Cycle Characteristics**

Symbol	Parameter	Min	Max	Units
twc	Write Cycle Time		10	ms
tas	Address Set-up Time	0		ns
tан	Address Hold Time	50		ns
tos	Data Set-up Time	50		ns
tDH	Data Hold Time	0		ns
twp	Write Pulse Width	90		ns
tBLC	Byte Load Cycle Time		150	μs
twph	Write Pulse Width High	100		ns

### **Program Cycle Waveforms**



Notes:


A6 through A14 must specify the page address during each high to low transition of  $\overline{WE}$  (or  $\overline{CE}$ ).  $\overline{OE}$  must be high when  $\overline{WE}$  and  $\overline{CE}$  are both low.

All bytes that are not loaded within the page being programmed

will be erased to FF.




# Software Data Protection Enable Algorithm (1)




Notes for software program code:

- Data Format: I/O7 I/O0 (Hex);
   Address Format: A14 A0 (Hex).
- 2. Data Protect state will be activated at end of program cycle.
- 3. Data Protect state will be deactivated at end of program period.
- 4. 64 bytes of data must be loaded.

#### Software Data Protection Disable Algorithm (1)



#### **Software Protected Program Cycle Waveform**



Notes: 1. A6 through A14 must specify the page address during each high to low transition of WE (or CE) after the software code has been entered.

- 2.  $\overline{OE}$  must be high when  $\overline{WE}$  and  $\overline{CE}$  are both low.
- All bytes that are not loaded within the page being programmed will be erased to FF.


# Data Polling Characteristics (1)

Symbol	Parameter	Min	Тур	Max	Units
tDH	Data Hold Time	0			ns
toeh	OE Hold Time	10			ns
toE	OE to Output Delay <sup>(2)</sup>				ns
twn	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See toE spec in A.C. Read Characteristics.

### **Data Polling Waveforms**




# Toggle Bit Characteristics<sup>(1)</sup>

Symbol	Parameter	Min	Тур	Max	Units
tDH	Data Hold Time	0			ns
toeh	OE Hold Time	10			ns
toe	OE to Output Delay <sup>(2)</sup>				ns
tOEHP	OE High Pulse	150			ns
twn	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See toE spec in A.C. Read Characteristics.

#### **Toggle Bit Waveforms**




#### Notes:

- 1. Toggling either  $\overline{OE}$  or  $\overline{CE}$  or both  $\overline{OE}$  and  $\overline{CE}$  will operate toggle bit.
- 2. Beginning and ending state of I/O6 will vary.
- 3. Any address location may be used but the address should not vary.





# Software Product Identification Entry (1)




Notes for software product identification:

- 1. Data Format: I/O7 I/O0 (Hex); Address Format: A14 - A0 (Hex).
- 2.  $A1 A14 = V_{IL}$ .


Manufacture Code is read for  $A0 = V_{IL}$ ; Device Code is read for  $A0 = V_{IH}$ .

- The device does not remain in identification mode if powered down.
- 4. The device returns to standard operation mode.
- 5. Manufacturer Code: 1F Device Code: DC


# Software Product (1) Identification Exit




# NORMALIZED SUPPLY CURRENT vs.



# NORMALIZED SUPPLY CURRENT vs.



### NORMALIZED SUPPLY CURRENT vs.





# **Ordering Information**

tacc (ns)	ICC Active	(mA) Standby	Ordering Code	Package	Operation Range
90	80	0.3	AT29C257-90JC	32J	Commercial (0° to 70°C)
120	80	0.3	AT29C257-12JC 32J		Commercial (0° to 70°C)
			AT29C257-12JI	32J	Industrial (-40° to 85°C)
150	80	0.3	AT29C257-15JC	32J	Commercial (0° to 70°C)
			AT29C257-15JI	32J	Industrial (-40° to 85°C)
200	80	0.3	AT29C257-20JC	32J	Commercial (0° to 70°C)
			AT29C257-20JI	32J	Industrial (-40° to 85°C)
250	80	0.3	AT29C257-25JC	32J	Commercial (0° to 70°C)
			AT29C257-25JI	32J	Industrial (-40° to 85°C)

	Package Type	
32J	32 Lead, Plastic J-Leaded Chip Carrier (PLCC)	

#### **Features**

- Fast Read Access Time 90 ns
- Five-Volt-Only Reprogramming
- Sector Program Operation

Single Cycle Reprogram (Erase and Program) 512 Sectors (128 bytes/sector)

Internal Address and Data Latches for 128 Bytes

- Internal Program Control and Timer
- Hardware and Software Data Protection
- Fast Sector Program Cycle Time 10 ms
- DATA Polling for End of Program Detection
- Low Power Dissipation

50 mA Active Current

100 μA CMOS Standby Current

- High Reliability CMOS Technology 1000 Program Cycles per Sector 10-Year Data Retention
- Single 5 V ±10% Supply
- CMOS and TTL Compatible Inputs and Outputs
- Full Military, Commercial, and Industrial Temperature Ranges

#### Description

The AT29C512 is a five-volt-only in-system Flash Programmable and Erasable Read Only Memory (PEROM). Its 512K of memory is organized as 65,536 words by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 90 ns with power dissipation of just 275 mW over the commercial temperature range. When the device is deselected, the CMOS standby current is less than 100  $\mu$ A.

continued on next page


### **Pin Configurations**

Pin Name	Function
A0 - A15	Addresses
CE	Chip Enable
Œ	Output Enable
WE	Write Enable
1/00 - 1/07	Data Inputs/Outputs
NC	No Connect

DIP Top View

	_				_	
	Г		$\sim$		1	
NC	₫	1		32	Þ	Vcc
NC		2 3		31	Þ	WE
A15	8			30	Þ	NC
A12		4		29	Þ	A14
A7	d	5		28	Þ	A13
A6		6		27	Þ	A8
A5	d	7		26	Ь	A9
A4	þ	8		25	Þ	A11
A3	þ	9		24	Ь	ŌĒ
A2	þ	10		23	Ь	<u>A1</u> 0
A1	d	11		22	Ь	CE
AO	þ	12		21		1/07
1/00	d	13		20	Ь	1/06
1/01	þ	14		19	Ь	1/05
1/02	þ	15		18	Ь	1/04
GND	þ	16		17	þ	1/03
	L				1	

PLCC and LCC Top View



Note: PLCC package pin 30 is a DON'T CONNECT.

TSOP Top View

Type 1

A11 90 1	32	ŌĒ
A8 A9 3 2	30 31	A10 CE
A14 NO 5 5	28 29	1/07
NC 4 6 _	26 27	1/05
NC NC E 10 9	24 25	1/O3 GNE
A15 NC 10 11	23 P	VO2
A12 🖳 12	22 21	1/00
A7 A6 🖁 14 13	20 19	A1 A0
A5 A4 = 16 15	18 17	A3 A2

5-Volt Only CMOS Flash PEROM

512K (64K x 8)






#### **Description** (Continued)

To allow for simple in-system reprogrammability, the AT29C512 does not require high input voltages for programming. Five-volt-only commands determine the operation of the device. Reading data out of the device is similar to reading from an EPROM. Reprogramming the AT29C512 is performed on a sector basis; 128 bytes of data are loaded into the device and then simultaneously programmed.

During a reprogram cycle, the address locations and 128 bytes of data are internally latched, freeing the address and data bus for other operations. Following the initiation of a program cycle, the device will automatically erase the sector and then program the latched data using an internal control timer. The end of a program cycle can be detected by DATA polling of I/O7. Once the end of a program cycle has been detected, a new access for a read or program can begin.

#### **Block Diagram**



#### **Device Operation**

READ: The AT29C512 is accessed like an EPROM. When  $\overline{CE}$  and  $\overline{OE}$  are low and  $\overline{WE}$  is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever  $\overline{CE}$  or  $\overline{OE}$  is high. This dual-line control gives designers flexibility in preventing bus contention.

BYTE LOAD: Byte loads are used to enter the 128 bytes of a sector to be programmed or the software codes for data protection. A byte load is performed by applying a low pulse on the  $\overline{\rm WE}$  or  $\overline{\rm CE}$  input with  $\overline{\rm CE}$  or  $\overline{\rm WE}$  low (respectively) and  $\overline{\rm OE}$  high. The address is latched on the falling edge of  $\overline{\rm CE}$  or  $\overline{\rm WE}$ , whichever occurs last. The data is latched by the first rising edge of  $\overline{\rm CE}$  or  $\overline{\rm WE}$ .

PROGRAM: The device is reprogrammed on a sector basis. If a byte of data within a sector is to be changed, data for the entire sector must be loaded into the device. Any byte that is not loaded during the programming of its sector will be erased to read FFh. Once the bytes of a sector are loaded into the device, they are simultaneously programmed during the internal programming period. After the first data byte has been loaded into the device, successive bytes are entered in the same manner. Each new byte to be programmed must have its high to low transition on  $\overline{WE}$  (or  $\overline{CE}$ ) within 150 µs of the low to high transition of WE (or CE) of the preceding byte. If a high to low transition is not detected within 150 µs of the last low to high transition, the load period will end and the internal programming period will start. A7 to A15 specify the sector address. The sector address must be valid during each high to low transition of WE (or CE). A0 to A6 specify the byte address within the sector. The bytes may be loaded in any order; sequential loading is not required.

SOFTWARE DATA PROTECTION: A software controlled data protection feature is available on the AT29C512. Once the software protection is enabled a software algorithm must be issued to the device before a program may be performed. The software protection feature may be enabled or disabled by the user; when shipped from Atmel, the software data protection feature is disabled. To enable the software data protection, a series of three program commands to specific addresses with specific data must be performed. After the software data protection is enabled the same three program commands must begin each program cycle in order for the programs to occur. All software program commands must obey the sector program timing specifications. Once set, the software data protection feature remains active unless its disable command is issued. Power transitions will not reset the software data protection feature, however the software feature will guard against inadvertent program cycles during power transitions.

Once set, software data protection will remain active unless the disable command sequence is issued.

After setting SDP, any attempt to write to the device without the three-byte command sequence will start the internal write timers. No data will be written to the device; however, for the duration of twc, a read operation will effectively be a polling operation.

After the software data protection's three-byte command code is given, a byte load is performed by applying a low pulse on the  $\overline{WE}$  or  $\overline{CE}$  input with  $\overline{CE}$  or  $\overline{WE}$  low (respectively) and  $\overline{OE}$  high.

continued on next page

#### **Device Operation** (Continued)

The address is latched on the falling edge of  $\overline{CE}$  or  $\overline{WE}$ , whichever occurs last. The data is latched by the first rising edge of  $\overline{CE}$  or  $\overline{WE}$ . The 128 bytes of data must be loaded into each sector by the same procedure as outlined in the program section under device operation.

HARDWARE DATA PROTECTION: Hardware features protect against inadvertent programs to the AT29C512 in the following ways: (a) V<sub>CC</sub> sense— if V<sub>CC</sub> is below 3.8 V (typical), the program function is inhibited. (b) V<sub>CC</sub> power on delay— once V<sub>CC</sub> has reached the V<sub>CC</sub> sense level, the device will automatically time out 5 ms (typical) before programming. (c) Program inhibit— holding any one of  $\overline{OE}$  low,  $\overline{CE}$  high or  $\overline{WE}$  high inhibits program cycles. (d) Noise filter— pulses of less than 15 ns (typical) on the  $\overline{WE}$  or  $\overline{CE}$  inputs will not initiate a program cycle.

PRODUCT IDENTIFICATION: The product identification mode identifies the device and manufacturer as Atmel. It may be accessed by hardware or software operation. The hardware operation mode can be used by an external programmer to identify the correct programming algorithm for the Atmel product. In addition, users may wish to use the software product identification mode to identify the part (i.e. using the device code), and have the system software use the appropriate sector size for program operations. In this manner, the user can have a common

board design for 256K to 4-megabit densities and, with each density's sector size in a memory map, have the system software apply the appropriate sector size.

For details, see Operating Modes (for hardware operation) or Software Product Identification. The manufacturer and device code is the same for both modes.

DATA POLLING: The AT29C512 features DATA polling to indicate the end of a program cycle. During a program cycle an attempted read of the last byte loaded will result in the complement of the loaded data on I/O7. Once the program cycle has been completed, true data is valid on all outputs and the next cycle may begin. DATA polling may begin at any time during the program cycle.

roggle BIT: In addition to DATA polling the AT29C512 provides another method for determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the program cycle has completed, I/O6 will stop toggling and valid data will be read. Examining the toggle bit may begin at any time during a program cycle.

OPTIONAL CHIP ERASE MODES: The entire device may be erased by either using a six-byte software code or high voltage. For details, please contact Atmel.

#### **Absolute Maximum Ratings\***

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
All Input Voltages (including N.C. Pins) with Respect to Ground0.6 V to +6.25 V
All Output Voltages with Respect to Ground0.6 V to Vcc +0.6 V
Voltage on $\overline{\text{OE}}$ with Respect to Ground0.6 V to +13.5 V

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.

This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied.

Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **Pin Capacitance** $(f = 1 \text{ MHz}, T = 25^{\circ}\text{C})^{(1)}$

	Тур	Max	Units	Conditions
CIN	4	6	pF	VIN = 0 V
Соит	8	12	pF	Vout = 0 V

Notes: 1. This parameter is characterized and is not 100% tested.





### D.C. and A.C. Operating Range

		AT29C512-90	AT29C512-12	AT29C512-15	AT29C512-20
	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C
Operating Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
remperature (Case)	Mil.		-55°C - 125°C	-55°C - 125°C	-55°C - 125°C
Vcc Power Supply		5 V ± 10%	5 V ± 10%	5 V ± 10%	5 V ± 10%

### **Operating Modes**

Mode	CE	ŌĒ	WE	Ai	1/0
Read	VIL	VIL	ViH	Ai	Dout
Program <sup>(2)</sup>	VIL	VIH	VIL	Ai	Din
5V Chip Erase	VIL	ViH	VIL	Ai	
Standby/Write Inhibit	ViH	X <sup>(1)</sup>	Х	X	High Z
Program Inhibit	Х	Х	ViH		
Program Inhibit	Χ	VIL	Х		
Output Disable	Χ	V <sub>IH</sub>	Х		High Z
Product Identification					
Hardware	V	VIL	V <sub>IH</sub>	A1-A15 = V <sub>IL</sub> , A9 = V <sub>H</sub> , (3) A0 = V <sub>IL</sub>	Manufacturer Code <sup>(4)</sup>
	ViL			A1-A15 = V <sub>IL</sub> , A9 = V <sub>H</sub> , <sup>(3)</sup> A0 = V <sub>IH</sub>	Device Code <sup>(4)</sup>
Software <sup>(5)</sup>				A0 = VIL	Manufacturer Code <sup>(4)</sup>
				A0 = VIH	Device Code <sup>(4)</sup>

Notes: 1. X can be  $V_{IL}$  or  $V_{IH}$ .

2. Refer to A.C. Programming Waveforms.

3.  $V_H = 12.0 \text{ V} \pm 0.5 \text{ V}$ 

4. Manufacturer Code: 1F, Device Code: 5D

5. See details under Software Product Identification Entry/Exit.


#### **D.C. Characteristics**

Symbol	Parameter	Condition		Min	Max	Units
ILI	Input Load Current	VIN = 0 V to VCC			10	μΑ
ILO	Output Leakage Current	$V_{I/O} = 0 V to V_{CC}$			10	μΑ
I <sub>SB1</sub>	Vcc Standby Current CMOS	CE = Vcc - 0.3 V to Vcc	Com.		100	μΑ
	VCC Standby Current CMOS	OE = VCC - 0.3 V to VCC	Ind., Mil.		300	μΑ
ISB2	Vcc Standby Current TTL	CE = 2.0 V to Vcc			3	mA
Icc	Vcc Active Current	f = 5 MHz; IouT = 0 mA			50	mA
VIL	Input Low Voltage				8.0	٧
VIH	Input High Voltage			2.0		V
VoL	Output Low Voltage	I <sub>OL</sub> = 2.1 mA			.45	V
VoH1	Output High Voltage	Ioн = -400 μA		2.4		٧
V <sub>OH2</sub>	Output High Voltage CMOS	$I_{OH} = -100 \mu\text{A};  V_{CC} = 4.5 \text{V}$		4.2		V

## A.C. Read Characteristics

		AT29C512-90		AT29C512-12		AT29C512-15		AT29C512-20		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Units
tacc	Address to Output Delay		90		120		150		200	ns
tce (1)	CE to Output Delay		90		120		150		200	ns
	OE to Output Delay	0	40	0	50	0	70	0	80	ns
t <sub>DF</sub> <sup>(3,4)</sup>	CE or OE to Output Float	0	25	0	30	0	40	0	50	ns
tон	Output Hold from OE, CE or Address, whichever occurred first	0		0		0		0		ns


### A.C. Read Waveforms



#### Notes:

- CE may be delayed up to t<sub>ACC</sub> t<sub>CE</sub> after the address transition without impact on t<sub>ACC</sub>.
- OE may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of CE without impact on t<sub>CE</sub> or by t<sub>ACC</sub> - t<sub>OE</sub> after an address change without impact on t<sub>ACC</sub>.
- 3.  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$  whichever occurs first  $(C_L = 5 \text{ pF})$ .
- 4. This parameter is characterized and is not 100% tested.

# Input Test Waveforms and Measurement Level



## **Output Test Load**







## A.C. Byte Load Characteristics

Symbol	Parameter	Min	Max	Units
tas, toes	Address, OE Set-up Time	0		ns
tan	Address Hold Time	50		ns
tcs	Chip Select Set-up Time	0		ns
tсн	Chip Select Hold Time	0		ns
twp	Write Pulse Width (WE or CE)	90		ns
tps	Data Set-up Time	50		ns
tDH,tOEH	Data, OE Hold Time	0		ns
twph	Write Pulse Width High	100		ns

# A.C. Byte Load Waveforms- WE Controlled




# A.C. Byte Load Waveforms- $\overline{\text{CE}}$ Controlled



## **Program Cycle Characteristics**

Symbol	Parameter	Min	Max	Units
twc	Write Cycle Time		10	ms
tas	Address Set-up Time	0		ns
tан	Address Hold Time	50		ns
tos	Data Set-up Time	50		ns
ton	Data Hold Time	0		ns
twp	Write Pulse Width	90		ns
tBLC	Byte Load Cycle Time		150	μѕ
twph	Write Pulse Width High	100		ns

## **Program Cycle Waveforms**




Notes:

A7 through A15 must specify the sector address during each high to low transition of  $\overline{WE}$  (or  $\overline{CE}$ ).  $\overline{OE}$  must be high when  $\overline{WE}$  and  $\overline{CE}$  are both low.

All bytes that are not loaded within the sector being programmed will be erased to FF.




# Software Data Protection Enable Algorithm (1)




Notes for software program code:

- 1. Data Format: I/O7 I/O0 (Hex); Address Format: A14 - A0 (Hex).
- 2. Data Protect state will be activated at end of program cycle.
- 3. Data Protect state will be deactivated at end of program period.
- 4. 128 bytes of data MUST BE loaded.

# Software Data Protection Disable Algorithm (1)



## **Software Protected Program Cycle Waveform**



Notes:

A7 through A15 must specify the sector address during each high to low transition of  $\overline{WE}$  (or  $\overline{CE}$ ) after the software code has been entered.

 $\overline{OE}$  must be high when  $\overline{WE}$  and  $\overline{CE}$  are both low.

All bytes that are not loaded within the sector being programmed will be erased to FF.


## Data Polling Characteristics(1)

Symbol	Parameter	Min	Тур	Max	Units
tDH	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toE	OE to Output Delay <sup>(2)</sup>	·		100	ns
twn	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See toE spec in A.C. Read Characteristics.

## **Data Polling Waveforms**




## Toggle Bit Characteristics(1)

Symbol	Parameter	Min	Тур	Max	Units
tDH	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toE	OE to Output Delay <sup>(2)</sup>				ns
toehp	OE High Pulse	150			ns
twn	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See toE spec in A.C. Read Characteristics.

## **Toggle Bit Waveforms**




#### Notes:

- 1. Toggling either  $\overline{OE}$  or  $\overline{CE}$  or both  $\overline{OE}$  and  $\overline{CE}$  will operate toggle bit.
- 2. Beginning and ending state of I/O6 will vary.
- 3. Any address location may be used but the address should not vary.




# Software Product Identification Entry (1)




Notes for software product identification:

- 1. Data Format: I/O7 I/O0 (Hex); Address Format: A14 - A0 (Hex).
- A1 A15 = V<sub>IL</sub>.
   Manufacture Code is read for A0 = V<sub>IL</sub>;
   Device Code is read for A0 = V<sub>IH</sub>.
- The device does not remain in identification mode if powered down.
- 4. The device returns to standard operation mode.
- 5. Manufacturer Code: 1F Device Code: 5D


# Software Product (1) Identification Exit




NORMALIZED SUPPLY CURRENT vs.



# NORMALIZED SUPPLY CURRENT vs.



## NORMALIZED SUPPLY CURRENT vs.





# **Ordering Information**

tacc	Icc	(mA)	Ordorina Codo	Dockers	Operation Range	
(ns)	Active	Standby	Ordering Code	Package	Operation nange	
90	50	0.1	AT29C512-90DC AT29C512-90JC AT29C512-90PC	32D6 32J 32P6	Commercial (0° to 70°C)	
90	50	0.3	AT29C512-90DI AT29C512-90JI AT29C512-90PI	32D6 32J 32P6	Industrial (-40° to 85°C)	
120	50	0.1	AT29C512-12DC AT29C512-12JC AT29C512-12PC AT29C512-12TC	32D6 32J 32P6 32T	Commercial (0° to 70°C)	
120 50		0.3	AT29C512-12DI AT29C512-12JI AT29C512-12PI	32D6 32J 32P6	Industrial (-40° to 85°C)	
			AT29C512-12DM	32D6	Military (-55°C to 125°C)	
			AT29C512-12DM/883	32D6	Military/883C Class B, Fully Compliant (-55°C to 125°C)	
150	50	0.1	AT29C512-15DC AT29C512-15JC AT29C512-15PC AT29C512-15TC	32D6 32J 32P6 32T	Commercial (0° to 70°C)	
150	150 50	50 0.3	AT29C512-15DI AT29C512-15JI AT29C512-15PI	32D6 32J 32P6	Industrial (-40° to 85°C)	
			AT29C512-15DM	32D6	Military (-55°C to 125°C)	
			AT29C512-15DM/883	32D6	Military/883C Class B, Fully Compliant (-55°C to 125°C)	
200	50	0.1	AT29C512-20DC AT29C512-20JC AT29C512-20PC	32D6 32J 32P6	Commercial (0° to 70°C)	
200 50	50	0.3	AT29C512-20DI AT29C512-20JI AT29C512-20PI	32D6 32J 32P6	Industrial (-40° to 85°C)	
			AT29C512-20DM	32D6	Military (-55°C to 125°C)	
			AT29C512-20DM/883	32D6	Military/883C Class B, Fully Compliant (-55°C to 125°C)	

# **Ordering Information**

	Package Type					
32D6	32 Lead, 0.600" Wide, Non-Windowed, Ceramic Dual Inline Package (Cerdip)					
32J	32 Lead, Plastic J-Leaded Chip Carrier (PLCC)					
32P6	32 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)					
32T	32 Lead, Thin Small Outline Package (TSOP)					





### **Features**

- Fast Read Access Time 90 ns
- Five-Volt-Only Reprogramming
- Sector Program Operation

Single Cycle Reprogram (Erase and Program) 1024 Sectors (128 bytes/sector)

Internal Address and Data Latches for 128 Bytes

- Internal Program Control and Timer
- Hardware and Software Data Protection
- Fast Sector Program Cycle Time 10 ms
- DATA Polling for End of Program Detection
- Low Power Dissipation

50 mA Active Current

100 μA CMOS Standby Current

 High Reliability CMOS Technology 1000 Program Cycles per Sector

10-Year Data Retention

- Single 5 V ±10% Supply
- CMOS and TTL Compatible Inputs and Outputs
- Full Military, Commercial, and Industrial Temperature Ranges

## **Description**

The AT29C010 is a five-volt-only in-system Flash Programmable and Erasable Read Only Memory (PEROM). Its one megabit of memory is organized as 131,072 words by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 90 ns with power dissipation of just 275 mW over the commercial temperature range. When the device is deselected, the CMOS standby current is less than  $100\,\mu\text{A}$ .


continued on next page

## Pin Configurations

Pin Name	Function
A0 - A16	Addresses
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
1/00 - 1/07	Data Inputs/Outputs
NC	No Connect

**DIP Top View** NC 31 30 A14 A13 29 28 27 26 25 24 23 22 21 20 19 A8 A9 A11 A10 CE 1/07 A1 C A0 C 12 I/00 | 13 I/01 | 14 I/02 | 15 □ 1/06 1/05 1/04 1/03 18 GND

PLCC and LCC Top View



Note: PLCC package pin 30 is a DON'T CONNECT.

TSOP Top View

Type 1

(128K x 8) 5-Volt Only CMOS Flash PEROM

1 Megabit






### **Description** (Continued)

To allow for simple in-system reprogrammability, the AT29C010 does not require high input voltages for programming. Five-volt-only commands determine the operation of the device. Reading data out of the device is similar to reading from an EPROM. Reprogramming the AT29C010 is performed on a sector basis; 128 bytes of data are loaded into the device and then simultaneously programmed.

During a reprogram cycle, the address locations and 128 bytes of data are internally latched, freeing the address and data bus for other operations. Following the initiation of a program cycle, the device will automatically erase the sector and then program the latched data using an internal control timer. The end of a program cycle can be detected by  $\overline{DATA}$  polling of I/O7. Once the end of a program cycle has been detected, a new access for a read or program can begin.

## **Block Diagram**



### **Device Operation**

READ: The AT29C010 is accessed like an EPROM. When  $\overline{CE}$  and  $\overline{OE}$  are low and  $\overline{WE}$  is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever  $\overline{CE}$  or  $\overline{OE}$  is high. This dual-line control gives designers flexibility in preventing bus contention.

BYTE LOAD: Byte loads are used to enter the 128 bytes of a sector to be programmed or the software codes for data protection. A byte load is performed by applying a low pulse on the  $\overline{WE}$  or  $\overline{CE}$  input with  $\overline{CE}$  or  $\overline{WE}$  low (respectively) and  $\overline{OE}$  high. The address is latched on the falling edge of  $\overline{CE}$  or  $\overline{WE}$ , whichever occurs last. The data is latched by the first rising edge of  $\overline{CE}$  or  $\overline{WE}$ .

PROGRAM: The device is reprogrammed on a sector basis. If a byte of data within a sector is to be changed, data for the entire sector must be loaded into the device. Any byte that is not loaded during the programming of its sector will be erased to read FFh. Once the bytes of a sector are loaded into the device, they are simultaneously programmed during the internal programming period. After the first data byte has been loaded into the device, successive bytes are entered in the same manner. Each new byte to be programmed must have its high to low transition on  $\overline{WE}$  (or  $\overline{CE}$ ) within 150 µs of the low to high transition of  $\overline{WE}$  (or  $\overline{CE}$ ) of the preceding byte. If a high to low transition is not detected within 150 µs of the last low to high transition, the load period will end and the internal programming period will start. A7 to A16 specify the sector address. The sector address must be valid during each high to low transition of WE (or CE). A0 to A6 specify the byte address within the sector. The bytes may be loaded in any order; sequential loading is not required.

SOFTWARE DATA PROTECTION: A software controlled data protection feature is available on the AT29C010. Once the software protection is enabled a software algorithm must be issued to the device before a program may be performed. The software protection feature may be enabled or disabled by the user; when shipped from Atmel, the software data protection feature is disabled. To enable the software data protection, a series of three program commands to specific addresses with specific data must be performed. After the software data protection is enabled the same three program commands must begin each program cycle in order for the programs to occur. All software program commands must obey the sector program timing specifications. Once set, the software data protection feature remains active unless its disable command is issued. Power transitions will not reset the software data protection feature, however the software feature will guard against inadvertent program cycles during power transitions.

Once set, software data protection will remain active unless the disable command sequence is issued.

After setting SDP, any attempt to write to the device without the three-byte command sequence will start the internal write timers. No data will be written to the device; however, for the duration of twc, a read operation will effectively be a polling operation.

After the software data protection's three-byte command code is given, a byte load is performed by applying a low pulse on the  $\overline{WE}$  or  $\overline{CE}$  input with  $\overline{CE}$  or  $\overline{WE}$  low (respectively) and  $\overline{OE}$  high. The address is latched on the falling edge of  $\overline{CE}$  or  $\overline{WE}$ , whichever occurs last. The data is latched by the first rising edge of  $\overline{CE}$  or  $\overline{WE}$ . The 128 bytes of data must be loaded into each sector by

continued on next page

### **Device Operation** (Continued)

the same procedure as outlined in the program section under device operation.

HARDWARE DATA PROTECTION: Hardware features protect against inadvertent programs to the AT29C010 in the following ways: (a)  $V_{CC}$  sense— if  $V_{CC}$  is below 3.8 V (typical), the program function is inhibited. (b)  $V_{CC}$  power on delay— once  $V_{CC}$  has reached the  $V_{CC}$  sense level, the device will automatically time out 5 ms (typical) before programming. (c) Program inhibit— holding any one of  $\overline{OE}$  low,  $\overline{CE}$  high or  $\overline{WE}$  high inhibits program cycles. (d) Noise filter— pulses of less than 15 ns (typical) on the  $\overline{WE}$  or  $\overline{CE}$  inputs will not initiate a program cycle.

PRODUCT IDENTIFICATION: The product identification mode identifies the device and manufacturer as Atmel. It may be accessed by hardware or software operation. The hardware operation mode can be used by an external programmer to identify the correct programming algorithm for the Atmel product. In addition, users may wish to use the software product identification mode to identify the part (i.e. using the device code), and have the system software use the appropriate sector size for program operations. In this manner, the user can have a common board design for 256K to 4-megabit densities and, with each

density's sector size in a memory map, have the system software apply the appropriate sector size.

For details, see Operating Modes (for hardware operation) or Software Product Identification. The manufacturer and device code is the same for both modes.

DATA POLLING: The AT29C010 features DATA polling to indicate the end of a program cycle. During a program cycle an attempted read of the last byte loaded will result in the complement of the loaded data on I/O7. Once the program cycle has been completed, true data is valid on all outputs and the next cycle may begin. DATA polling may begin at any time during the program cycle.

TOGGLE BIT: In addition to  $\overline{DATA}$  polling the AT29C010 provides another method for determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the program cycle has completed, I/O6 will stop toggling and valid data will be read. Examining the toggle bit may begin at any time during a program cycle.

OPTIONAL CHIP ERASE MODES: The entire device may be erased by either using a six-byte software code or high voltage. For details, please contact Atmel.

## **Absolute Maximum Ratings\***

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
All Input Voltages (including N.C. Pins) with Respect to Ground0.6 V to +6.25 V
All Output Voltages with Respect to Ground0.6 V to Vcc +0.6 V
Voltage on OE with Respect to Ground0.6 V to +13.5 V

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **Pin Capacitance** $(f = 1 \text{ MHz}, T = 25^{\circ}\text{C})^{(1)}$

	Тур	Max	Units	Conditions
CIN	4	6	pF	VIN = 0 V
Соит	8	12	pF	Vout = 0 V

Note: 1. This parameter is characterized and is not 100% tested.





# D.C. and A.C. Operating Range

		AT29C010-90	AT29C010-12	AT29C010-15	AT29C010-20
	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C
Operating Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
remperature (Gase)	Mil.		-55°C - 125°C	-55°C - 125°C	-55°C - 125°C
Vcc Power Supply		5 V ± 10%	5 V ± 10%	5 V ± 10%	5 V ± 10%

## **Operating Modes**

Mode	ĈĒ	ŌĒ	WE	Ai	I/O
Read	VIL	VIL	ViH	Ai	Dout
Program <sup>(2)</sup>	VIL	ViH	VIL	Ai	Din
5V Chip Erase	VIL	V <sub>IH</sub>	VIL	Ai	
Standby/Write Inhibit	ViH	X <sup>(1)</sup>	Χ	Х	High Z
Program Inhibit	Х	Х	V <sub>IH</sub>		
Program Inhibit	Х	VIL	Χ		
Output Disable	Х	ViH	Х		High Z
Product Identification					
Hardware	Ma	V.		A1-A16 = V <sub>IL</sub> , A9 = V <sub>H</sub> , <sup>(3)</sup> A0 = V <sub>IL</sub>	Manufacturer Code <sup>(4)</sup>
naiuwaie	VIL	VIL	VIH	A1-A16 = V <sub>IL</sub> , A9 = V <sub>H</sub> , <sup>(3)</sup> A0 = V <sub>IH</sub>	Device Code <sup>(4)</sup>
Software <sup>(5)</sup>				A0 = V <sub>IL</sub>	Manufacturer Code <sup>(4)</sup>
Sollware.				A0 = V <sub>IH</sub>	Device Code <sup>(4)</sup>

Notes: 1. X can be  $V_{IL}$  or  $V_{IH}$ .

2. Refer to A.C. Programming Waveforms.

3.  $V_H = 12.0 \text{ V} \pm 0.5 \text{ V}$ .

4. Manufacturer Code: 1F, Device Code: D5

5. See details under Software Product Identification Entry/Exit.


## **D.C. Characteristics**

Symbol	Parameter	Condition		Min	Max	Units
ILI	Input Load Current	VIN = 0 V to VCC			10	μΑ
ILO	Output Leakage Current	V <sub>I/O</sub> = 0 V to V <sub>C</sub> C			10	μΑ
lon.	Vcc Standby Current CMOS	CE = Vcc - 0.3V to Vcc	Com.		100	μΑ
ISB1	Vec Standby Current Civios	GE = VCC - 0.3V to VCC	Ind., Mil.		300	μА
ISB2	Vcc Standby Current TTL	CE = 2.0 V to Vcc			3	mA
Icc	Vcc Active Current	$f = 5 \text{ MHz}$ ; $I_{OUT} = 0 \text{ mA}$			50	mA
VIL	Input Low Voltage				0.8	V
ViH	Input High Voltage			2.0		V
VoL	Output Low Voltage	lo <sub>L</sub> = 2.1 mA			.45	V
Voн1	Output High Voltage	loн = -400 μA		2.4		V
V <sub>OH2</sub>	Output High Voltage CMOS	$I_{OH} = -100  \mu A$ ; $V_{CC} = 4.5  V_{CC}$		4.2		V

## A.C. Read Characteristics

		AT29C010-90		AT29C010-12		AT29C010-15		AT29C010-20		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Units
tacc	Address to Output Delay		90		120		150		200	ns
tce (1)	CE to Output Delay		90		120		150		200	ns
toE (2)	OE to Output Delay	0	40	0	50	0	70	0	80	ns
t <sub>DF</sub> (3,4)	CE or OE to Output Float	0	25	0	30	0	40	0	50	ns
tон	Output Hold from OE, CE or Address, whichever occurred first	0		0		0		0		ns


### A.C. Read Waveforms



#### Notes:

- 1.  $\overline{\text{CE}}$  may be delayed up to  $t_{ACC}$   $t_{CE}$  after the address transition without impact on  $t_{ACC}$ .
- OE may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of CE without impact on t<sub>CE</sub> or by t<sub>ACC</sub> - t<sub>OE</sub> after an address change without impact on t<sub>ACC</sub>.
- 3.  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$  whichever occurs first  $(C_L=5pF)$ .
- 4. This parameter is characterized and is not 100% tested.

## Input Test Waveforms and Measurement Level



## **Output Test Load**







## A.C. Byte Load Characteristics

Symbol	Parameter	Min	Max	Units
tas, toes	Address, OE Set-up Time	0		ns
tah	Address Hold Time	50		ns
tcs	Chip Select Set-up Time	0		ns
tсн	Chip Select Hold Time	0		ns
twp	Write Pulse Width (WE or CE)	90		ns
tos	Data Set-up Time	50		ns
tDH,tOEH	Data, OE Hold Time	0		ns
twpH	Write Pulse Width High	100		ns

# A.C. Byte Load Waveforms- $\overline{\text{WE}}$ Controlled




## A.C. Byte Load Waveforms- CE Controlled



## **Program Cycle Characteristics**

Symbol	Parameter	Min	Max	Units
twc	Write Cycle Time		10	ms
tas	Address Set-up Time	0		ns
tah	Address Hold Time	50		ns
tos	Data Set-up Time	50		ns
toh	Data Hold Time	0		ns
twp	Write Pulse Width	90		ns
tBLC	Byte Load Cycle Time		150	μs
twpH	Write Pulse Width High	100		ns

## **Program Cycle Waveforms**



Notes:


A7 through A16 must specify the sector address during each high to low transition of  $\overline{WE}$  (or  $\overline{CE}).$ 

 $\overline{OE}$  must be high when  $\overline{WE}$  and  $\overline{CE}$  are both low.

All bytes that are not loaded within the sector being programmed will be erased to FF.




# Software Data Protection Enable Algorithm (1)




Notes for software program code:

- 1. Data Format: I/O7 I/O0 (Hex); Address Format: A14 - A0 (Hex).
- 2. Data Protect state will be activated at end of program cycle.
- 3. Data Protect state will be deactivated at end of program period.
- 4. 128 bytes of data MUST BE loaded.

# Software Data Protection Disable Algorithm (1)



## **Software Protected Program Cycle Waveform**



Notes: 1. A7 through A16 must specify the sector address during each high to low transition of  $\overline{WE}$  (or  $\overline{CE}$ ) after the software code has been entered.

- 2.  $\overline{OE}$  must be high when  $\overline{WE}$  and  $\overline{CE}$  are both low.
- All bytes that are not loaded within the sector being programmed will be erased to FF.


## Data Polling Characteristics(1)

Symbol	Parameter	Min	Тур	Max	Units
tDH	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toe	OE to Output Delay <sup>(2)</sup>				ns
twn	Write Recovery Time	0			ns

Note: 1. These parameters are characterized and not 100% tested.

2. See to spec in A.C. Read Characteristics.

## **Data Polling Waveforms**




## Toggle Bit Characteristics(1)

Symbol	Parameter	Min	Тур	Max	Units
tDH	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toE	OE to Output Delay <sup>(2)</sup>				ns
toehp	OE High Pulse	150			ns
twn	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See toE spec in A.C. Read Characteristics.

# **Toggle Bit Waveforms**




#### Notes:

- 1. Toggling either  $\overline{OE}$  or  $\overline{CE}$  or both  $\overline{OE}$  and  $\overline{CE}$  will operate toggle bit.
- 2. Beginning and ending state of I/O6 will vary.
- 3. Any address location may be used but the address should not vary.




# Software Product Identification Entry (1)




Notes for software product identification:

- Data Format: I/O7 I/O0 (Hex); Address Format: A14 - A0 (Hex).
- A1 A16 = V<sub>IL</sub>.
   Manufacture Code is read for A0 = V<sub>IL</sub>;
   Device Code is read for A0 = V<sub>IH</sub>.
- 3. The device does not remain in identification mode if powered down.
- 4. The device returns to standard operation mode.
- Manufacturer Code: 1F Device Code: D5


# Software Product (1) Identification Exit




## NORMALIZED SUPPLY CURRENT vs.



# NORMALIZED SUPPLY CURRENT vs.



## NORMALIZED SUPPLY CURRENT vs.





# Ordering Information

tacc	Icc	(mA)	Ordorina Codo	Dockooo	Operation Dance
(ns)	Active	Standby	Ordering Code	Package	Operation Range
90	50	0.1	AT29C010-90DC AT29C010-90JC AT29C010-90LC AT29C010-90PC AT29C010-90TC	32D6 32J 32L 32P6 32T	Commercial (0° to 70°C)
90	50	0.3	AT29C010-90DI AT29C010-90JI AT29C010-90LI AT29C010-90PI	32D6 32J 32L 32P6	Industrial (-40° to 85°C)
120	50	0.1	AT29C010-12DC AT29C010-12JC AT29C010-12LC AT29C010-12PC AT29C010-12TC	32D6 32J 32L 32P6 32T	Commercial (0° to 70°C)
120	50	0.3	AT29C010-12DI AT29C010-12JI AT29C010-12LI AT29C010-12PI	32D6 32J 32L 32P6	Industrial (-40° to 85°C)
			AT29C010-12DM AT29C010-12LM	32D6 32L	Military (-55°C to 125°C)
			AT29C010-12DM/883 AT29C010-12LM/883	32D6 32L	Military/883C Class B, Fully Compliant (-55°C to 125°C)
150	50	0.1	AT29C010-15DC AT29C010-15JC AT29C010-15LC AT29C010-15PC AT29C010-15TC	32D6 32J 32L 32P6 32T	Commercial (0° to 70°C)
150	50	0.3	AT29C010-15DI AT29C010-15JI AT29C010-15LI AT29C010-15PI	32D6 32J 32L 32P6	Industrial (-40° to 85°C)
			AT29C010-15DM AT29C010-15LM	32D6 32L	Military (-55°C to 125°C)
			AT29C010-15DM/883 AT29C010-15LM/883	32D6 32L	Military/883C Class B, Fully Compliant (-55°C to 125°C)
200	50	0.1	AT29C010-20DC AT29C010-20JC AT29C010-20LC AT29C010-20PC	32D6 32J 32L 32P6	Commercial (0° to 70°C)
200	50	0.3	AT29C010-20DI AT29C010-20JI AT29C010-20LI AT29C010-20PI	32D6 32J 32L 32P6	Industrial (-40° to 85°C)
			AT29C010-20DM AT29C010-20LM	32D6 32L	Military (-55°C to 125°C)

# **Ordering Information**

tacc	lcc	(mA)	Ordering Code	Backago	Operation Range	
(ns)	Active	Standby	Ordering Code	Package	Operation Range	
200	50	0.3	AT29C010-20DM/883 AT29C010-20LM/883	32D6 32L	Military/883C Class B, Fully Compliant (-55°C to 125°C)	

Package Type					
32D6	32 Lead, 0.600" Wide, Non-Windowed, Ceramic Dual Inline Package (Cerdip)				
32J	32 Lead, Plastic J-Leaded Chip Carrier (PLCC)				
32L	32 Pad, Non-Windowed, Ceramic Leadless Chip Carrier (LCC)				
32P6	32 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)				
32T	32 Lead, Thin Small Outline Package (TSOP)				





### **Features**

- · Fast Read Access Time 70 ns
- Five-Volt-Only Reprogramming
- Sector Program Operation

Single Cycle Reprogram (Erase and Program) 512 Sectors (128 words/sector) Internal Address and Data Latches for 128 Words

- Internal Program Control and Timer
- · Hardware and Software Data Protection
- Fast Sector Program Cycle Time 10 ms
- DATA Polling for End of Program Detection
- · Low Power Dissipation

100 mA Active Current

400  $\mu$ A CMOS Standby Current

High Reliability CMOS Technology

1,000 Erase/Program Cycles
10-Year Data Retention

- Single 5 V ±10% Supply
- CMOS and TTL Compatible Inputs and Outputs
- Full Military, Commercial, and Industrial Temperature Ranges

## **Description**

The AT29C1024 is a five-volt-only in-system Flash Programmable and Erasable Read Only Memory (PEROM). Its one megabit of memory is organized as 65,536 words by 16 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 70 ns with power dissipation of just 550 mW. When the device is deselected, the CMOS standby current is less than 400  $\mu A$ .

To allow for simple in-system reprogrammability, the AT29C1024 does not require high input voltages for programming. Five-volt-only commands determine the operation of the device. Reading data out of the device is similar to reading from an EPROM. Reprogramming the

continued on next page


## **Pin Configurations**

Pin Name	Function
A0 - A15	Addresses
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
1/00 - 1/015	Data Inputs/Outputs
NC	No Connect

PLCC and LCC Top View

V013	V015	NC	V0C	NC	A14		
V014	TE	NC	WE	A15			
V012	7	5	3	1	43	41	39
V010	9	37	A11				
V09	10	36	A10				
V08	11	35	A9				
V08	V1	32	A8				
V07	V07	V07	V07				
V07	V07	V07					
V07	V07	V07					
V08	V07	V07					
V08	V17	V07					
V08	V17	V07					
V08	V17	V07					
V09	V17	V07					
V09	V07						

TSOP Top View



1 Megabit (64K x 16) 5-Volt Only CMOS Flash PEROM

# **Preliminary**




### **Description** (Continued)

AT29C1024 is performed on a sector basis; 128 words of data are loaded into the device and then simultaneously programmed.

During a reprogram cycle, the address locations and 128 words of data are internally latched, freeing the address and data bus for other operations. Following the initiation of a program cycle,

the device will automatically erase the sector and then program the latched data using an internal control timer. The end of a program cycle can be detected by  $\overline{DATA}$  polling of I/O7 or I/O15. Once the end of a program cycle has been detected, a new access for a read or program can begin.

### **Block Diagram**



### **Device Operation**

READ: The AT29C1024 is accessed like an EPROM. When  $\overline{CE}$  and  $\overline{OE}$  are low and  $\overline{WE}$  is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever  $\overline{CE}$  or  $\overline{OE}$  is high. This dual-line control gives designers flexibility in preventing bus contention.

DATA LOAD: Data loads are used to enter the 128 words of a sector to be programmed or the software codes for data protection. A data load is performed by applying a low pulse on the  $\overline{\text{WE}}$  or  $\overline{\text{CE}}$  input with  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$  low (respectively) and  $\overline{\text{OE}}$  high. The address is latched on the falling edge of  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$ , whichever occurs last. The data is latched by the first rising edge of  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$ .

PROGRAM: The device is reprogrammed on a sector basis. If a word of data within a sector is to be changed, data for the entire sector must be loaded into the device. Any word that is not loaded during the programming of its sector will be erased to read FFh. Once the words of a sector are loaded into the device, they are simultaneously programmed during the internal programming period. After the first data word has been loaded into the device, successive words are entered in the same manner! Each new word to be programmed must have its high to low transition on WE (or CE) within 150 µs of the low to high transition of WE (or CE) of the preceding word. If a high to low transition is not detected within 150 µs of the last low to high transition, the load period will end and the internal programming period will start. A7 to A15 specify the sector address. The sector address must be valid during each high to low transition of WE (or CE). A0 to A6 specify the word address within the sector. The words may be loaded in any order; sequential loading is not required.

SOFTWARE DATA PROTECTION: A software controlled data protection feature is available on the AT29C1024. Once the software protection is enabled a software algorithm must be issued to the device before a program may be performed. The software protection feature may be enabled or disabled by the user; when shipped from Atmel, the software data protection feature is disabled. To enable the software data protection, a series of three program commands to specific addresses with specific data must be performed. After the software data protection is enabled the same three program commands must begin each program cycle in order for the programs to occur. All software program commands must obey the sector program timing specifications. Once set, software data protection will remain active unless the disable command sequence is issued. Power transitions will not reset the software data protection feature, however the software feature will guard against inadvertent program cycles during power transitions.

After setting SDP, any attempt to write to the device without the three-word command sequence will start the internal write timers. No data will be written to the device; however, for the duration of twc, a read operation will effectively be a polling operation

After the software data protection's three-word command code is given, a sector of data is loaded into the device using the sector programming timing specifications.

## **Device Operation** (Continued)

HARDWARE DATA PROTECTION: Hardware features protect against inadvertent programs to the AT29C1024 in the following ways: (a)  $V_{CC}$  sense—if  $V_{CC}$  is below 3.8 V (typical), the program function is inhibited. (b)  $V_{CC}$  power on delay—once  $V_{CC}$  has reached the  $V_{CC}$  sense level, the device will automatically time out 5 ms (typical) before programming. (c) Program inhibit—holding any one of  $\overline{OE}$  low,  $\overline{CE}$  high or  $\overline{WE}$  high inhibits program cycles. (d) Noise filter—pulses of less than 15 ns (typical) on the  $\overline{WE}$  or  $\overline{CE}$  inputs will not initiate a program cycle.

PRODUCT IDENTIFICATION: The product identification mode identifies the device and manufacturer as Atmel. It may be accessed by hardware or software operation. The hardware operation mode can be used by an external programmer to identify the correct programming algorithm for the Atmel product. In addition, users may wish to use the software product identification mode to identify the part (i.e. using the device code), and have the system software use the appropriate sector size for program operations. In this manner, the user can have a common board design for various Flash densities and, with each density's sector size in a memory map, have the system software apply the appropriate sector size.

For details, see Operating Modes (for hardware operation) or Software Product Identification. The manufacturer and device code is the same for both modes.

DATA POLLING: The AT29C1024 features DATA polling to indicate the end of a program cycle. During a program cycle an attempted read of the last word loaded will result in the complement of the loaded data on I/O7 and I/O15. Once the program cycle has been completed, true data is valid on all outputs and the next cycle may begin. DATA polling may begin at any time during the program cycle.

TOGGLE BIT: In addition to DATA polling the AT29C1024 provides another method for determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the device will result in I/O6 and I/O14 toggling between one and zero. Once the program cycle has completed, I/O6 and I/O14 will stop toggling and valid data will be read. Examining the toggle bit may begin at any time during a program cycle.

OPTIONAL CHIP ERASE MODES: The entire device may be erased by either using a six-word software code or high voltage. For details, please contact Atmel.

## **Absolute Maximum Ratings\***

Temperature Under Bias	
All Input Voltages (including N.C. Pins) with Respect to Ground	
All Output Voltages with Respect to Ground0.6	
Voltage on OE with Respect to Ground	0.6 V to +13.5 V

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **Pin Capacitance** $(f = 1 \text{ MHz}, T = 25^{\circ}\text{C})^{(1)}$

	Тур	Max	Units	Conditions
Cin	4	6	pF	VIN = 0 V
Соит	8	12	pF	Vout = 0 V

Note: 1. This parameter is characterized and is not 100% tested.





## D.C. and A.C. Operating Range

		AT29C1024-70	AT29C1024-90	AT29C1024-12	AT29C1024-15
Operating Temperature (Case)	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C
	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
remperature (Gase)	Mil.			-55°C - 125°C	-55°C - 125°C
Vcc Power Supply		5 V ± 10%	5 V ± 10%	5 V ± 10%	5 V ± 10%

## **Operating Modes**

Mode	CE	ŌĒ	WE	Ai	1/0
Read	VIL	VIL	VIH	Ai	Dout
Program <sup>(2)</sup>	VIL	V <sub>IH</sub>	VIL	Ai	DIN
5V Chip Erase	VIL	V <sub>IH</sub>	$V_{IL}$	Ai	
Standby/Write Inhibit	VIH	X <sup>(1)</sup>	Χ	×	High Z
Program Inhibit	Х	Х	VIH		
Program Inhibit	Х	VIL	Х		
Output Disable	Χ	V <sub>IH</sub>	Χ		High Z
Product Identification					
Hardware	. V.,	M.	V	A1-A15 = V <sub>IL</sub> , A9 = V <sub>H</sub> , <sup>(3)</sup> A0 = V <sub>IL</sub>	Manufacturer Code <sup>(4)</sup>
панимане	VIL	ViL	ViH	A1-A15 = V <sub>IL</sub> , A9 = V <sub>H</sub> , <sup>(3)</sup> A0 = V <sub>IH</sub>	Device Code <sup>(4)</sup>
Software <sup>(5)</sup>				A0 = VIL	Manufacturer Code <sup>(4)</sup>
Sollware.				A0 = VIH	Device Code <sup>(4)</sup>

Notes: 1. X can be  $V_{IL}$  or  $V_{IH}$ .

2. Refer to A.C. Programming Waveforms.

3.  $V_H = 12.0 \text{ V} \pm 0.5 \text{ V}$ .

4. Manufacturer Code: 1F, Device Code: 25

5. See details under Software Product Identification Entry/Exit.


## **D.C. Characteristics**

Symbol	Parameter	Condition		Min	Max	Units
ILI	Input Load Current	VIN = 0 V to VCC			10	μΑ
ILO	Output Leakage Current	$V_{I/O} = 0 V to V_{CC}$			10	μΑ
1	Va - Standby Coment CMOS	CE = Vcc - 0.3V to Vcc	Com.		400	μΑ
ISB1	Vcc Standby Current CMOS	CE = VCC - 0.3V to VCC	Ind., Mil.		400	μΑ
I <sub>SB2</sub>	Vcc Standby Current TTL	CE = 2.0 V to Vcc			3	mA
lcc	Vcc Active Current	f = 5 MHz; lout = 0 mA			100	mA
VIL	Input Low Voltage				0.8	V
ViH	Input High Voltage			2.0		V
Vol	Output Low Voltage	IoL = 2.1 mA			.45	V
Voн1	Output High Voltage	IoH = -400 μA		2.4		V
V <sub>OH2</sub>	Output High Voltage CMOS	IOH = -100 μA; Vcc = 4.5 V		4.2		٧

## A.C. Read Characteristics

		AT29C	AT29C1024-70		AT29C1024-90		AT29C1024-12		AT29C1024-15	
Symbol	Parameter	Min	Max	Min	Max	Min	Мах	Min	Max	Units
tacc	Address to Output Delay		70		90		120		150	ns
tce (1)	CE to Output Delay		70		90		120		150	ns
toE (2)	OE to Output Delay	0	35	0	45	0	60	0	70	ns
t <sub>DF</sub> (3,4)	CE or OE to Output Float	0	25	0	25	0	30	0	40	ns
tон	Output Hold from OE, CE or Address, whichever occurred first	0		0		0		0		ns


### A.C. Read Waveforms



#### Notes

- 1.  $\overline{\text{CE}}$  may be delayed up to  $t_{ACC}$   $t_{CE}$  after the address transition without impact on  $t_{ACC}$ .
- OE may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of CE without impact on t<sub>CE</sub> or by t<sub>ACC</sub> - t<sub>OE</sub> after an address change without impact on t<sub>ACC</sub>.
- 3.  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$  whichever occurs first (CL = 5pF).
- 4. This parameter is characterized and is not 100% tested.

# Input Test Waveforms and Measurement Level



# **Output Test Load**







## A.C. Word Load Characteristics

Symbol	Parameter	Min	Max	Units
tas, toes	Address, OE Set-up Time	0		ns
tah	Address Hold Time	50		ns
tcs	Chip Select Set-up Time	0		ns
tсн	Chip Select Hold Time	0		ns
twp	Write Pulse Width (WE or CE)	70		ns
tos	Data Set-up Time	50		ns
tDH,tOEH	Data, OE Hold Time	0		ns
twph	Write Pulse Width High	100		ns

## A.C. Word Load Waveforms- WE Controlled




## A.C. Word Load Waveforms- CE Controlled



## **Program Cycle Characteristics**

Symbol	Parameter	Min	Max	Units
twc	Write Cycle Time		10	ms
tas	Address Set-up Time	0		ns
tан	Address Hold Time	50		ns
tos	Data Set-up Time	50		ns
tDH	Data Hold Time	0		ns
twp	Write Pulse Width	70		ns
twLc	Word Load Cycle Time		150	μѕ
twph	Write Pulse Width High	100		ns

## **Program Cycle Waveforms**



Notes:

A7 through A15 must specify the sector address during each high to low transition of  $\overline{WE}$  (or  $\overline{CE}$ ).


 $\overline{OE}$  must be high when  $\overline{WE}$  and  $\overline{CE}$  are both low.

All words that are not loaded within the sector being programmed

will be erased to FF.




# Software Data Protection Enable Algorithm (1)




Notes for software program code:

- 1. Data Format: I/O15 I/O0 (Hex); Address Format: A14 - A0 (Hex).
- Write Protect state will be activated at end of write period even if no other data is loaded.
- 3. Write Protect state will be deactivated at end of write period even if no other data is loaded.
- 4. 128 words of data MUST BE loaded.

# Software Data Protection Disable Algorithm (1)



## **Software Protected Program Cycle Waveform**



Notes: 1. A7 through A15 must specify the same page address during each high to low transition of WE (or CE) after the software code has been entered.

- 2.  $\overline{OE}$  must be high when  $\overline{WE}$  and  $\overline{CE}$  are both low.
- 3. All words that are not loaded within the sector being programmed will be erased to FF.


# Data Polling Characteristics(1)

Symbol	Parameter	Min	Тур	Max	Units
tDH	Data Hold Time	0			ns
toeh .	OE Hold Time	0			ns
toE	OE to Output Delay <sup>(2)</sup>				ns
twn	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See toE spec in A.C. Read Characteristics.

## **Data** Polling Waveforms




## Toggle Bit Characteristics(1)

Symbol	Parameter	Min	Тур	Max	Units
tDH	Data Hold Time	10			ns
<b>t</b> OEH	OE Hold Time	10			ns
toe	OE to Output Delay <sup>(2)</sup>				ns
toehp	OE High Pulse	150			ns
twR	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See toE spec in A.C. Read Characteristics.

## **Toggle Bit Waveforms**




#### Notes:

- 1. Toggling either  $\overline{OE}$  or  $\overline{CE}$  or both  $\overline{OE}$  and  $\overline{CE}$  will operate toggle bit.
- 2. Beginning and ending state of I/O6 and I/O14 may vary.
- 3. Any address location may be used but the address should not vary.






# Software Product Identification Entry (1)




Notes for software product identification:

- 1. Data Format: I/O15 I/O0 (Hex); Address Format: A14 - A0 (Hex).
- A1 A15 = V<sub>IL</sub>.
   Manufacture Code is read for A0 = V<sub>IL</sub>;
   Device Code is read for A0 = V<sub>IH</sub>.
- The device does not remain in identification mode if powered down.
- 4. The device returns to standard operation mode.
- 5. Manufacturer Code: 1F Device Code: 25


# Software Product (1) Identification Exit




### NORMALIZED SUPPLY CURRENT vs.



## NORMALIZED SUPPLY CURRENT vs.



### NORMALIZED SUPPLY CURRENT vs.





# Ordering Information

tacc	lcc	(mA)	Ordering Code	Dockers	On austion Donne
(ns)	Active	Standby	Ordening Code	Package	Operation Range
70	50	0.1	AT29C1024-70JC AT29C1024-70LC AT29C1024-70TC	44J 44L 48T	Commercial (0° to 70°C)
70	50	0.3			Industrial (-40° to 85°C)
90	50	0.1	AT29C1024-90JC AT29C1024-90LC AT29C1024-90TC	44J 44L 48T	Commercial (0° to 70°C)
90	50	0.3	AT29C1024-90JI AT29C1024-90LI AT29C1024-90TI	44J 44L 48T	Industrial (-40° to 85°C)
120	50	0.1	AT29C1024-12JC AT29C1024-12LC AT29C1024-12TC	44J 44L 48T	Commercial (0° to 70°C)
120	50	0.3	AT29C1024-12JI AT29C1024-12LI AT29C1024-12TI	44J 44L 48T	Industrial (-40° to 85°C)
			AT29C1024-12LM	44L	Military (-55°C to 125°C)
150	50	0.1	AT29C1024-15JC AT29C1024-15LC AT29C1024-15TC	44J 44L 48T	Commercial (0° to 70°C)
150	50	0.3	AT29C1024-15JI AT29C1024-15LI AT29C1024-15TI	44J 44L 48T	Industrial (-40° to 85°C)
			AT29C1024-15LM	44L	Military (-55°C to 125°C)

	Package Type				
44J	44 Lead, Plastic J-Leaded Chip Carrier (PLCC)				
44L	44 Lead, Non-Windowed, Ceramic Leadless Chip Carrier (LCC)				
48T	48 Lead, Thin Small Outline Package (TSOP)				

#### **Features**

- Fast Read Access Time 100 ns
- Five-Volt-Only Reprogramming
- Sector Program Operation

Single Cycle Reprogram (Erase and Program) 1024 Sectors (256 bytes/sector) Internal Address and Data Latches for 256 Bytes

- Internal Program Control and Timer
- Hardware and Software Data Protection
- 2 16KB Boot Blocks with Lockout
- Fast Sector Program Cycle Time 10 ms
- DATA Polling for End of Program Detection
- Low Power Dissipation

50 mA Active Current

100 μA CMOS Standby Current

High Reliability CMOS Technology
 1000 Program Cycles per Sector

1000 Program Cycles per Sector 10-Year Data Retention

- Single 5 V ±10% Supply
- CMOS and TTL Compatible Inputs and Outputs
- Full Military, Commercial, and Industrial Temperature Ranges

### Description

The AT29C020 is a five-volt-only in-system Flash Programmable and Erasable Read Only Memory (PEROM). Its two megabits of memory is organized as 262,144 bytes by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 100 ns with power dissipation of just 275 mW over the commercial temperature range. When the device is deselected, the CMOS standby current is less than 100  $\mu A$ .

continued on next page

### **Pin Configurations**

Pin Name	Function
A0 - A17	Addresses
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
1/00 - 1/07	Data Inputs/Outputs
NC	No Connect

DIP Top View

			•			
	ſ		$\neg$		1	
NC	d	1		32	Ь	Vcc
A16	þ	2		31	ь	WE
A15	4	3		30	Þ	A17
A12	₫	3 4 5		29	Ь	A14
A7	d	5		28	ь	A13
A6	d	6		27	Ь	A8
A5	d	7		26	Ь	A9
A4	Ь	8		25	Ь	A11
A3	Ь	9		24	Ь	ŌĒ
A2	Ь	10		23	Ь	A10
A1		11		22	Б	A10 CE
A0	Н	12		21	Б	1/07
1/00	Ь	13		20	Б	1/06
1/01	В	14		19	Б	1/05
1/02	В	15		18		1/04
GND		16		17	Б	1/03
	L				Г	

**TSOP Top View** 

#### Type 1

A11 A9 0 1 2	32 E OE
A8 🖳 3 -	30 31 F A10 CE
A14 A13 E 4 5	28 29 1/07 1/06
A14 A17 6 6 7	27 P I/O5
	26 P I/O4
NC 🗆 9	24 25   1/03 GND
A15 A16 B 10 11	23 🗖 1/02
A12 🗆 12	22 21 1/00 1/01
A7 A6 日 14 13	20 19 A1 A0
	18 6 42
A5 A4 2 16 15	10 17 5 A3 A2

2 Megabit (256K x 8) 5-Volt Only CMOS Flash PEROM

# **Preliminary**




### **Description** (Continued)

To allow for simple in-system reprogrammability, the AT29C020 does not require high input voltages for programming. Five-volt-only commands determine the operation of the device. Reading data out of the device is similar to reading from an EPROM. Reprogramming the AT29C020 is performed on a sector basis; 256 bytes of data are loaded into the device and then simultaneously programmed.

During a reprogram cycle, the address locations and 256 bytes of data are internally latched, freeing the address and data bus for other operations. Following the initiation of a program cycle, the device will automatically erase the sector and then program the latched data using an internal control timer. The end of a program cycle can be detected by  $\overline{DATA}$  polling of I/O7. Once the end of a program cycle has been detected, a new access for a read or program can begin.

### **Block Diagram**



### **Device Operation**

READ: The AT29C020 is accessed like an EPROM. When  $\overline{CE}$  and  $\overline{OE}$  are low and  $\overline{WE}$  is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever  $\overline{CE}$  or  $\overline{OE}$  is high. This dual-line control gives designers flexibility in preventing bus contention.

BYTE LOAD: Byte loads are used to enter the 256 bytes of a sector to be programmed or the software codes for data protection. A byte load is performed by applying a low pulse on the  $\overline{WE}$  or  $\overline{CE}$  input with  $\overline{CE}$  or  $\overline{WE}$  low (respectively) and  $\overline{OE}$  high. The address is latched on the falling edge of  $\overline{CE}$  or  $\overline{WE}$ , whichever occurs last. The data is latched by the first rising edge of  $\overline{CE}$  or  $\overline{WE}$ .

PROGRAM: The device is reprogrammed on a sector basis. If a byte of data within a sector is to be changed, data for the entire sector must be loaded into the device. Any byte that is not loaded during the programming of its sector will be erased to read FFh. Once the bytes of a sector are loaded into the device, they are simultaneously programmed during the internal programming period. After the first data byte has been loaded into the device, successive bytes are entered in the same manner. Each new byte to be programmed must have its high to low transition on  $\overline{WE}$  (or  $\overline{CE}$ ) within 150 µs of the low to high transition of WE (or CE) of the preceding byte. If a high to low transition is not detected within 150 µs of the last low to high transition, the load period will end and the internal programming period will start. A8 to A17 specify the sector address. The sector address must be valid during each high to low transition of WE (or CE). A0 to A7 specify the byte address within the sector. The bytes may be loaded in any order; sequential loading is not required

SOFTWARE DATA PROTECTION: A software controlled data protection feature is available on the AT29C020. Once the software protection is enabled a software algorithm must be issued to the device before a program may be performed. The software protection feature may be enabled or disabled by the user; when shipped from Atmel, the software data protection feature is disabled. To enable the software data protection, a series of three program commands to specific addresses with specific data must be performed. After the software data protection is enabled the same three program commands must begin each program cycle in order for the programs to occur. All software program commands must obey the sector program timing specifications. Once set, the software data protection feature remains active unless its disable command is issued. Power transitions will not reset the software data protection feature, however the software feature will guard against inadvertent program cycles during power transitions.

After setting SDP, any attempt to write to the device without the three-byte command sequence will start the internal write timers. No data will be written to the device; however, for the duration of twc, a read operation will effectively be a polling operation

After the software data protection's three-byte command code is given, a sector of data is loaded into the device using the sector program timing specifications.

HARDWARE DATA PROTECTION: Hardware features protect against inadvertent programs to the AT29C020 in the

### **Device Operation** (Continued)

following ways: (a)  $V_{CC}$  sense— if  $V_{CC}$  is below 3.8 V (typical), the program function is inhibited. (b)  $V_{CC}$  power on delay— once  $V_{CC}$  has reached the  $V_{CC}$  sense level, the device will automatically time out 5 ms (typical) before programming. (c) Program inhibit— holding any one of  $\overline{OE}$  low,  $\overline{CE}$  high or  $\overline{WE}$  high inhibits program cycles. (d) Noise filter— pulses of less than 15 ns (typical) on the  $\overline{WE}$  or  $\overline{CE}$  inputs will not initiate a program cycle.

PRODUCT IDENTIFICATION: The product identification mode identifies the device and manufacturer as Atmel. It may be accessed by hardware or software operation. The hardware operation mode can be used by an external programmer to identify the correct programming algorithm for the Atmel product. In addition, users may wish to use the software product identification mode to identify the part (i.e. using the device code), and have the system software use the appropriate sector size for program operations. In this manner, the user can have a common board design for 256K to 4-megabit densities and, with each density's sector size in a memory map, have the system software apply the appropriate sector size.

For details, see Operating Modes (for hardware operation) or Software Product Identification. The manufacturer and device code is the same for both modes.

DATA POLLING: The AT29C020 features DATA polling to indicate the end of a program cycle. During a program cycle an attempted read of the last byte loaded will result in the complement of the loaded data on I/O7. Once the program cycle has been completed, true data is valid on all outputs and the next cycle may begin. DATA polling may begin at any time during the program cycle.

TOGGLE BIT: In addition to DATA polling the AT29C020 provides another method for determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the program cycle has completed, I/O6 will stop toggling and valid data will be read. Examining the toggle bit may begin at any time during a program cycle.

OPTIONAL CHIP ERASE MODES: The entire device may be erased by either using a six-byte software code or high voltage, For details, please contact Atmel.

BOOT BLOCK PROGRAMMING LOCKOUT: The AT29C020 has two designated memory blocks that have a programming lockout feature. This feature prevents programming of data in the designated block once the feature has been enabled. Each of these blocks consists of 16K bytes; the programming lockout feature can be set independently for either block. While the lockout feature does not have to be activated, it can be activated for either or both blocks.

These two 16K memory sections are referred to as boot blocks. Secure code which will bring up a system can be contained in a boot block. The AT29C020 blocks are located in the first 16K bytes of memory and the last 16K bytes of memory. The boot block programming lockout feature can therefore support systems that boot from the lower addresses of memory or the higher addresses. Once the programming lockout feature has been activated, the data in that block can no longer be erased or programmed; data in other memory locations can still be changed through the regular programming methods. To activate the lockout feature, a series of seven program commands to specific addresses with specific data must be performed. Please see Boot Block Lockout Feature Enable Algorithm.

If the boot block lockout feature has been activated on either block, the chip erase function will be disabled.

BOOT BLOCK LOCKOUT DETECTION: A software method is available to determine whether programming of either boot block section is locked out. See Software Product Identification Entry and Exit sections. When the device is in the software product identification mode, a read from location 00002H will show if programming the lower address boot block is locked out while reading location 1FFFFH will do so for the upper boot block. If the data is FE, the corresponding block can be programmed; if the data is FF, the program lockout feature has been activated and the corresponding block cannot be programmed. The software product identification exit mode should be used to return to standard operation.

### **Absolute Maximum Ratings\***

_	
	Temperature Under Bias55°C to +125°C
	Storage Temperature65°C to +150°C
	All Input Voltages (including N.C. Pins) with Respect to Ground0.6 V to +6.25 V
	All Output Voltages with Respect to Ground0.6 V to VCC +0.6 V
	Voltage on $\overline{\text{OE}}$ with Respect to Ground0.6 V to +13.5 V

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





## **Pin Capacitance** $(f = 1 \text{ MHz}, T = 25^{\circ}\text{C})^{(1)}$

	Тур	Max	Units	Conditions
Cin	4	6	pF	VIN = 0 V
Соит	8	12	pF	Vout = 0 V

Note: 1. This parameter is characterized and is not 100% tested.

### D.C. and A.C. Operating Range

		AT29C020-10	AT29C020-12	AT29C020-15	AT29C020-20
	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C
Operating Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
remperature (Case)	Mil.			-55°C - 125°C	-55°C - 125°C
Vcc Power Supply		5 V ± 10%	5 V ± 10%	5 V ± 10%	5 V ± 10%

### **Operating Modes**

Mode	CE	ŌĒ	WE	Ai	I/O
Read	ViL	VIL	ViH	Ai	Dout
Program <sup>(2)</sup>	VIL	ViH	VIL	Ai	DIN
5V Chip Erase	VIL	ViH	VIL	Ai	
Standby/Write Inhibit	ViH	X <sup>(1)</sup>	Х	X	High Z
Program Inhibit	Χ	Х	ViH		
Program Inhibit	Χ	VIL	Х		
Output Disable	Χ	ViH	Х		High Z
Product Identification					
Hardware	VIL	VIL	Viii	A1-A17 = V <sub>IL</sub> , A9 = V <sub>H</sub> , <sup>(3)</sup> A0 = V <sub>IL</sub>	Manufacturer Code <sup>(4)</sup>
Halloware	VIL	VIL	V <sub>IH</sub>	$A1-A17 = V_{IL}, A9 = V_{H},$ $A0 = V_{IH}$	Device Code <sup>(4)</sup>
Software <sup>(5)</sup>				A0 = V <sub>IL</sub>	Manufacturer Code <sup>(4)</sup>
Software				A0 = V <sub>IH</sub>	Device Code <sup>(4)</sup>

Notes: 1. X can be  $V_{IL}$  or  $V_{IH}$ .

2. Refer to A.C. Programming Waveforms.

3.  $V_H = 12.0 \text{ V} \pm 0.5 \text{ V}$ .

4. Manufacturer Code: 1F, Device Code: DA

5. See details under Software Product Identification Entry/Exit.


### **D.C. Characteristics**

Symbol	Parameter	Condition		Min	Max	Units
ILI	Input Load Current	VIN = 0 V to Vcc			10	μΑ
ILO	Output Leakage Current	$V_{I/O} = 0 V \text{ to } V_{CC}$			10	μΑ
las.	Ves Standby Current CMOS	CE = V <sub>CC</sub> - 0.3V to V <sub>CC</sub>	Com.		100	μΑ
ISB1	Vcc Standby Current CMOS	CE = VCC - 0.3V to VCC	Ind., Mil.		300	μΑ
ISB2	Vcc Standby Current TTL	CE = 2.0 V to Vcc			3	mA
Icc	Vcc Active Current	f = 5 MHz; lout = 0 mA			50	mA
VIL	Input Low Voltage				0.8	V
VIH	Input High Voltage			2.0		٧
VoL	Output Low Voltage	loL = 2.1 mA			.45	V
VOH1	Output High Voltage	loн = -400 μA		2.4		٧
V <sub>OH2</sub>	Output High Voltage CMOS	I <sub>OH</sub> = -100 μA; V <sub>CC</sub> = 4.5 V	1	4.2		V

### A.C. Read Characteristics

		AT290	020-10	AT290	020-12	AT290	2020-15	AT290	020-20	
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Units
tacc	Address to Output Delay		100		120		150		200	ns
tcE (1)	CE to Output Delay		100		120		150		200	ns
toE (2)	OE to Output Delay	0	50	0	50	0	70	0	80	ns
t <sub>DF</sub> (3,4)	CE or OE to Output Float	0	25	0	30	0	40	0	50	ns
tон	Output Hold from OE, CE or Address, whichever occurred first	0		0		0		0		ns


### A.C. Read Waveforms



#### Notes

- 1.  $\overline{\text{CE}}$  may be delayed up to t<sub>ACC</sub> t<sub>CE</sub> after the address transition without impact on t<sub>ACC</sub>.
- OE may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of CE without impact on t<sub>CE</sub> or by t<sub>ACC</sub> - t<sub>OE</sub> after an address change without impact on t<sub>ACC</sub>.
- 3.  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$  whichever occurs first  $(C_L = 5pF)$ .
- 4. This parameter is characterized and is not 100% tested.

### Input Test Waveforms and Measurement Level



## **Output Test Load**







## A.C. Byte Load Characteristics

Symbol	Parameter	Min	Max	Units
tas, toes	Address, OE Set-up Time	0		ns
tah	Address Hold Time	50		ns
tcs	Chip Select Set-up Time	0		ns
tсн	Chip Select Hold Time	0		ns
twp	Write Pulse Width (WE or CE)	90		ns
tos	Data Set-up Time	50		ns
tDH,tOEH	Data, OE Hold Time	0		ns
twph	Write Pulse Width High	100		ns

# A.C. Byte Load Waveforms- $\overline{\text{WE}}$ Controlled




# A.C. Byte Load Waveforms- $\overline{\text{CE}}$ Controlled



### **Program Cycle Characteristics**

Symbol	Parameter	Min	Max	Units
twc	Write Cycle Time		10	ms
tas	Address Set-up Time	0		ns
tah	Address Hold Time	50		ns
tos	Data Set-up Time	50		ns
tDH	Data Hold Time	0		ns
twp	Write Pulse Width	90		ns
tBLC	Byte Load Cycle Time		150	μs
twpH	Write Pulse Width High	100		ns

### **Program Cycle Waveforms**




Notes:

A8 through A17 must specify the sector address during each high to low transition of  $\overline{WE}$  (or  $\overline{CE}$ ).  $\overline{OE}$  must be high when  $\overline{WE}$  and  $\overline{CE}$  are both low.

All bytes that are not loaded within the sector being programmed will be erased to FF.




### Software Data Protection Enable Algorithm (1)




Notes for software program code:

- 1. Data Format: I/O7 I/O0 (Hex); Address Format: A14 - A0 (Hex).
- 2. Data Protect state will be activated at end of program cycle.
- 3. Data Protect state will be deactivated at end of program period.
- 4. 256 bytes of data MUST BE loaded.

# Software Data Protection Disable Algorithm (1)



## **Software Protected Program Cycle Waveform**



- Notes: 1. A8 through A17 must specify the sector address during each high to low transition of  $\overline{WE}$  (or  $\overline{CE}$ ) after the software code has been entered.
  - 2.  $\overline{OE}$  must be high when  $\overline{WE}$  and  $\overline{CE}$  are both low.
  - All bytes that are not loaded within the sector being programmed will be erased to FF.


# Data Polling Characteristics(1)

Symbol	Parameter	Min	Тур	Max	Units
tDH	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toE	OE to Output Delay <sup>(2)</sup>				ns
twn	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See toE spec in A.C. Read Characteristics

### **Data Polling Waveforms**




## Toggle Bit Characteristics(1)

Symbol	Parameter	Min	Тур	Max	Units
tон	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toe	OE to Output Delay <sup>(2)</sup>				ns
tOEHP	OE High Pulse	150			ns
twn	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See toE spec in A.C. Read Characteristics

## **Toggle Bit Waveforms**




#### Notes:

- 1. Toggling either  $\overline{OE}$  or  $\overline{CE}$  or both  $\overline{OE}$  and  $\overline{CE}$  will operate toggle bit.
- 2. Beginning and ending state of I/O6 will vary.
- 3. Any address location may be used but the address should not vary.






# Software Product Identification Entry (1)




Notes for software product identification:

- 1. Data Format: I/O7 I/O0 (Hex); Address Format: A14 - A0 (Hex).
- A1 A17 = V<sub>IL</sub>.
   Manufacture Code is read for A0 = V<sub>IL</sub>;
   Device Code is read for A0 = V<sub>IH</sub>.
- The device does not remain in identification mode if powered down.
- 4. The device returns to standard operation mode.
- Manufacturer Code: 1F Device Code: DA

# Software Product (1) Identification Exit



# Boot Block Lockout Feature Enable Algorithm (1)



Notes for boot block lockout feature enable:

- 1. Data Format: I/O7 I/O0 (Hex); Address Format: A14 - A0 (Hex).
- 2. Lockout feature set on lower address boot block.
- 3. Lockout feature set on higher address boot block.

# **Ordering Information**

tacc	lcc	(mA)	Oudoring Ondo	Dankana	On austina Banas
(ns)	Active	Standby	Ordering Code	Package	Operation Range
100	50	0.1	AT29C020-10DC AT29C020-10PC AT29C020-10TC	32D6 32P6 32T	Commercial (0° to 70°C)
100	50	0.3	AT29C020-10DI AT29C020-10PI AT29C020-10TI	32D6 32P6 32T	Industrial (-40° to 85°C)
120	50	0.1	AT29C020-12DC AT29C020-12PC AT29C020-12TC	32D6 32P6 32T	Commercial (0° to 70°C)
120	50	0.3	AT29C020-12DI AT29C020-12PI AT29C020-12TI	32D6 32P6 32T	Industrial (-40° to 85°C)
150	50	0.1	AT29C020-15DC AT29C020-15PC AT29C020-15TC	32D6 32P6 32T	Commercial (0° to 70°C)
150	50	0.3	AT29C020-15DI AT29C020-15PI AT29C020-15TI	32D6 32P6 32T	Industrial (-40° to 85°C)
			AT29C020-15DM	32D6	Military (-55°C to 125°C)
			AT29C020-15DM/883	32D6	Military/883C Class B, Fully Compliant (-55°C to 125°C)
200	50	0.1	AT29C020-20DC AT29C020-20PC AT29C020-20TC	32D6 32P6 32T	Commercial (0° to 70°C)
200	50	0.3	AT29C020-20DI AT29C020-20PI AT29C020-20TI	32D6 32P6 32T	Industrial (-40° to 85°C)
			AT29C020-20DM	32D6	Military (-55°C to 125°C)
			AT29C020-20DM/883	32D6	Military/883C Class B, Fully Compliant (-55°C to 125°C)

	Package Type				
32D6	32 Lead, 0.600" Wide, Non-Windowed, Ceramic Dual Inline Package (Cerdip)				
32P6	32 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)				
32T	32 Lead, Thin Small Outline Package (TSOP)				





#### **Features**

- . Fast Read Access Time 120 ns
- Five-Volt-Only Reprogramming
- Sector Program Operation

Single Cycle Reprogram (Erase and Program) 1024 Sectors (512 bytes/sector)

Internal Address and Data Latches for 512 Bytes

- Internal Program Control and Timer
- Hardware and Software Data Protection
- 2 16KB Boot Blocks with Lockout
- Fast Sector Program Cycle Time 10 ms
- DATA Polling for End of Program Detection
- · Low Power Dissipation

50 mA Active Current

100 μA CMOS Standby Current

- High Reliability CMOS Technology 1000 Program Cycles 10-Year Data Retention
- Single 5 V ± 10% Supply
- CMOS and TTL Compatible Inputs and Outputs

### Description

The AT29C040 is a five-volt-only in-system Flash Programmable and Erasable Read Only Memory (PEROM). Its four megabit of memory is organized as 524,288 words by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 120 ns with power dissipation of just 275 mW over the commercial temperature range. When the device is deselected, the CMOS standby current is less than 100 µA. The programming algorithm is identical to other devices in Atmel's five-volt-only Flash PEROM family.

To allow for simple in-system reprogrammability, the AT29C040 does not require high input voltages for programming. Five-volt-only commands determine the operation of the device. Reading data out of the device is similar to reading from an EPROM. Reprogramming the continued on next page

### **Pin Configurations**

Pin Name	Function
A0 - A18	Addresses
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
1/00 - 1/07	Data Inputs/Outputs
NC	No Connect

DIP,	Flat	pack	To	<b>p</b> '	Viev
		$\overline{}$	_	1	
A18 (	d 1		32	Ь	Vcc
A16 I A15 I	<b>d</b> 2		31	ь	WE
A15 I	d 3		30	Ь	A17
A12 (	៨ 4		29	Ь	A14
A7 I			28	þ	A13
A6 I			27	Ь	A8
A5 1	<b>d</b> 7	'	26	Ь	A9
A4 I			25	Þ	A11
A3 I			24	Þ	ŌĒ
A2	<b>d</b> 10	l.	23	Þ	A10
A1 1	<b>d</b> 11		22	Þ	CE
A0 I	다 12		21	Þ	1/07
1/00	<b>口</b> 13	i .	20	Þ	1/06
	<b>d</b> 14		19		1/05
1/02	<b>1</b> 5		18	Þ	1/04
GND	rl 16		17	h	1/03

TSOP Top View

Type 1		
NC NC O 1 2	40 39	NC OE OE
A11	38 ₽	A10 OE
A8 🗆 5	36 37	CE CE
A13 6 7	34 35	1/06
₩F <sup>A1</sup> /	32 <sup>33</sup> E	1/05
A18 VCC = 10	30 31	I/O3 GND
A15 A16 B 12	29 E	1/02
		1/00
A7 A6 H 16 15 A5 A4 H 18 17	26 25	A1 A0
	24 23 D 22 21 D	A3 A2
NC NC 目 20 19	22 21	NC NC

4 Megabit (512K x 8) 5-Volt Only CMOS Flash PEROM




### **Description** (Continued)

AT29C040 is performed on a sector basis; 512 bytes of data are loaded into the device and then simultaneously programmed.

During a reprogram cycle, the address locations and 512 bytes of data are internally latched, freeing the address and data bus for other operations. Following the initiation of a program cycle,

the device will automatically erase the sector and then program the latched data using an internal control timer. The end of a program cycle can be detected by  $\overline{DATA}$  polling of I/O7. Once the end of a program cycle has been detected, a new access for a read or program can begin.

### **Block Diagram**



### **Device Operation**

READ: The AT29C040 is accessed like an EPROM. When  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  are low and  $\overline{\text{WE}}$  is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever  $\overline{\text{CE}}$  or  $\overline{\text{OE}}$  is high. This dual-line control gives designers flexibility in preventing bus contention.

BYTE LOAD: Byte loads are used to enter the 512 bytes of a sector to be programmed or the software codes for data protection. A byte load is performed by applying a low pulse on the  $\overline{WE}$  or  $\overline{CE}$  input with  $\overline{CE}$  or  $\overline{WE}$  low (respectively) and  $\overline{OE}$  high. The address is latched on the falling edge of  $\overline{CE}$  or  $\overline{WE}$ , whichever occurs last. The data is latched by the first rising edge of  $\overline{CE}$  or  $\overline{WE}$ .

PROGRAM: The device is reprogrammed on a sector basis. If a byte of data within a sector is to be changed, data for the entire sector must be loaded into the device. Any byte that is not loaded during the programming of its sector will be erased to read FFh. Once the bytes of a sector are loaded into the device, they are simultaneously programmed during the internal programming period. After the first data byte has been loaded into the device, successive bytes are entered in the same manner. Each new byte to be programmed must have its high to low transition on  $\overline{WE}$  (or  $\overline{CE}$ ) within 150 µs of the low to high transition of WE (or CE) of the preceding byte. If a high to low transition is not detected within 150 µs of the last low to high transition, the load period will end and the internal programming period will start. A9 to A18 specify the sector address. The sector address must be valid during each high to low transition of WE (or CE). A0 to A8 specify the byte address within the sector. The bytes may be loaded in any order; sequential loading is not required.

SOFTWARE DATA PROTECTION: A software controlled data protection feature is available on the AT29C040. Once the

software protection is enabled a software algorithm must be issued to the device before a program may be performed. The software protection feature may be enabled or disabled by the user; when shipped from Atmel, the software data protection feature is disabled. To enable the software data protection, a series of three program commands to specific addresses with specific data must be performed. After the software data protection is enabled the same three program commands must begin each program cycle in order for the programs to occur. All software program commands must obey the sector program timing specifications. Once set, the software data protection feature remains active unless its disable command is issued. Power transitions will not reset the software data protection feature, however the software feature will guard against inadvertent program cycles during power transitions.

After setting SDP, any attempt to write to the device without the three-byte command sequence will start the internal write timers. No data will be written to the device; however, for the duration of twc, a read operation will effectively be a polling operation

After the software data protection's three-byte command code is given, a byte load is performed by applying a low pulse on the WE or  $\overline{CE}$  input with  $\overline{CE}$  or  $\overline{WE}$  low (respectively) and  $\overline{OE}$  high. The address is latched on the falling edge of  $\overline{CE}$  or  $\overline{WE}$ , whichever occurs last. The data is latched by the first rising edge of  $\overline{CE}$  or  $\overline{WE}$ . The 512 bytes of data must be loaded into each sector by the same procedure as outlined in the program section under device operation.

HARDWARE DATA PROTECTION: Hardware features protect against inadvertent programs to the AT29C040 in the following ways: (a) V<sub>CC</sub> sense— if V<sub>CC</sub> is below 3.8 V (typical), the program function is inhibited. (b) V<sub>CC</sub> power on delay— once V<sub>CC</sub> has reached the V<sub>CC</sub> sense level, the device

continued on next page

### **Device Operation** (Continued)

will automatically time out 5 ms (typical) before programming. (c) Program inhibit—holding any one of  $\overline{OE}$  low,  $\overline{CE}$  high or  $\overline{WE}$  high inhibits program cycles. (d) Noise filter—pulses of less than 15 ns (typical) on the  $\overline{WE}$  or  $\overline{CE}$  inputs will not initiate a program cycle.

PRODUCT IDENTIFICATION: The product identification mode identifies the device and manufacturer as Atmel. It may be accessed by hardware or software operation. The hardware operation mode can be used by an external programmer to identify the correct programming algorithm for the Atmel product. In addition, users may wish to use the software product identification mode to identify the part (i.e. using the device code), and have the system software use the appropriate sector size for program operations. In this manner, the user can have a common board design for 256K to 4-megabit densities and, with each density's sector size in a memory map, have the system software apply the appropriate sector size.

For details, see Operating Modes (for hardware operation) or Software Product Identification. The manufacturer and device code is the same for both modes.

DATA POLLING: The AT29C040 features DATA polling to indicate the end of a program cycle. During a program cycle an attempted read of the last byte loaded will result in the complement of the loaded data on I/O7. Once the program cycle has been completed, true data is valid on all outputs and the next cycle may begin. DATA polling may begin at any time during the program cycle.

TOGGLE BIT: In addition to DATA polling the AT29C040 provides another method for determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the program cycle has completed, I/O6 will stop toggling and valid data will be read. Examining the toggle bit may begin at any time during a program cycle.

OPTIONAL CHIP ERASE MODES: The entire device may be erased by either using a six-byte software code or high voltage. For details, please contact Atmel.

BOOT BLOCK PROGRAMMING LOCKOUT: The AT29C040 has two designated memory blocks that have a programming lockout feature. This feature prevents programming of data in the designated block once the feature has been enabled. Each of these blocks consists of 16K bytes; the programming lockout feature can be set independently for either block. While the lockout feature does not have to be activated, it can be activated for either or both blocks.

These two 16K memory sections are referred to as boot blocks. Secure code which will bring up a system can be contained in a boot block. The AT29C040 blocks are located in the first 16K bytes of memory and the last 16K bytes of memory. The boot block programming lockout feature can therefore support systems that boot from the lower addresses of memory or the higher addresses. Once the programming lockout feature has been activated, the data in that block can no longer be erased or programmed; data in other memory locations can still be changed through the regular programming methods. To activate the lockout feature, a series of seven program commands to specific addresses with specific data must be performed. Please see Boot Block Lockout Feature Enable Algorithm.

If the boot block lockout feature has been activated on either block, the chip erase function will be disabled.

BOOT BLOCK LOCKOUT DETECTION: A software method is available to determine whether programming of either boot block section is locked out. See Software Product Identification Entry and Exit sections. When the device is in the software product identification mode, a read from location 00002H will show if programming the lower address boot block is locked out while reading location 1FFFFH will do so for the upper boot block. If the data is FE, the corresponding block can be programmed; if the data is FF, the program lockout feature has been activated and the corresponding block cannot be programmed. The software product identification exit mode should be used to return to standard operation.

### **Absolute Maximum Ratings\***

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
All Input Voltages (including N.C. Pins) with Respect to Ground0.6 V to +6.25 V
All Output Voltages with Respect to Ground0.6 V to Vcc +0.6 V
Voltage on OE with Respect to Ground0.6 V to +13.5 V

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





## **Pin Capacitance** $(f = 1 \text{ MHz}, T = 25^{\circ}\text{C})^{(1)}$

	Тур	Max	Units	Conditions
Cin	4	6	pF	VIN = 0 V
Соит	8	12	pF	Vout = 0 V

Note: 1. This parameter is characterized and is not 100% tested.

### D.C. and A.C. Operating Range

		AT29C040-12	AT29C040-15	AT29C040-20
Operating Temperature (Case)	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C
	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
	Mil.		-55°C - 125°C	-55°C - 125°C
Vcc Power Supply		5 V ± 10%	5 V ± 10%	5 V ± 10%

### **Operating Modes**

Mode	CE	ŌĒ	WE	Ai	1/0
Read	VIL	VIL	ViH	Ai	Dout
Program <sup>(2)</sup>	VIL	ViH	VIL	Ai	DIN
Standby/Write Inhibit	VIH	X <sup>(1)</sup>	Х	X	High Z
Program Inhibit	Χ	Χ	ViH		
Program Inhibit	Χ	VIL	Х		
Output Disable	Χ	ViH	Х		High Z
Product Identification					
Hardware	VIL	VIL	V	A1-A18 = V <sub>IL</sub> , A9 = V <sub>H</sub> , <sup>(3)</sup> A0 = V <sub>IL</sub>	Manufacturer Code <sup>(4)</sup>
Haluwale	VIL	VIL	ViH	A1-A18 = V <sub>IL</sub> , A9 = V <sub>H</sub> , <sup>(3)</sup> A0 = V <sub>IH</sub>	Device Code <sup>(4)</sup>
Software <sup>(5)</sup>				A0 = VIL	Manufacturer Code <sup>(4)</sup>
Sulware.				A0 = V <sub>IH</sub>	Device Code <sup>(4)</sup>

Notes: 1. X can be  $V_{IL}$  or  $V_{IH}$ .

2. Refer to A.C. Programming Waveforms.

3.  $V_H = 12.0 \text{ V} \pm 0.5 \text{ V}$ .

4. Manufacturer Code: 1F, Device Code: 5B

5. See details under Software Product Identification Entry/Exit.


#### **D.C. Characteristics**

Symbol	Parameter	Condition		Min	Max	Units
ILI	Input Load Current	VIN = 0 V to VCC			10	μΑ
ILO	Output Leakage Current	V <sub>I/O</sub> = 0 V to V <sub>C</sub> C			10	μΑ
1	Van Standby Coment CNOS	CE = Vcc - 0.3V to Vcc	Com.		100	μΑ
ISB1	Vcc Standby Current CMOS	CE = VCC - 0.3V to VCC	Ind., Mil.		300	μΑ
ISB2	Vcc Standby Current TTL	CE = 2.0 V to Vcc			3	mA
Icc	Vcc Active Current	f = 5 MHz; lout = 0 mA			50	mA
VIL	Input Low Voltage				0.8	٧
ViH	Input High Voltage			2.0		V
Vol	Output Low Voltage	loL = 2.1 mA			.45	V
VOH1	Output High Voltage	Іон = -400 μΑ		2.4		٧
V <sub>OH2</sub>	Output High Voltage CMOS	$I_{OH} = -100  \mu A;  V_{CC} = 4.5  V$		4.2		٧

### A.C. Read Characteristics

		AT29C040-12		AT29C040-15		AT29C040-20		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Units
tacc	Address to Output Delay		120		150		200	ns
tce (1)	CE to Output Delay		120		150		200	ns
	OE to Output Delay	0	50	0	70	0	80	ns
t <sub>DF</sub> (3,4)	CE or OE to Output Float	0	30	0	40	0	50	ns
tон	Output Hold from OE, CE or Address, whichever occurred first	0		0		0		ns


#### A.C. Read Waveforms



#### Notes:

- 1.  $\overline{\text{CE}}$  may be delayed up to  $t_{ACC}$   $t_{CE}$  after the address transition without impact on  $t_{ACC}$ .
- OE may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of CE without impact on t<sub>CE</sub> or by t<sub>ACC</sub> - t<sub>OE</sub> after an address change without impact on t<sub>ACC</sub>.
- 3.  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$  whichever occurs first (CL = 5pF).
- 4. This parameter is characterized and is not 100% tested.

# Input Test Waveforms and Measurement Level



## **Output Test Load**







### A.C. Byte Load Characteristics

Symbol	Parameter	Max	Units	
tas, toes	Address, OE Set-up Time	10		ns
tah	Address Hold Time	50		ns
tcs	Chip Select Set-up Time	0		ns
tсн	Chip Select Hold Time	0		ns
twp	Write Pulse Width (WE or CE)	90		ns
tos	Data Set-up Time	50		ns
tDH,tOEH	Data, OE Hold Time	10		ns
twph	Write Pulse Width High	100		ns

## A.C. Byte Load Waveforms- WE Controlled




## A.C. Byte Load Waveforms- CE Controlled



## **Program Cycle Characteristics**

Symbol	Parameter	Min	Max	Units
twc	Write Cycle Time		10	ms
tas	Address Set-up Time	10		ns
tah	Address Hold Time	50		ns
tos	Data Set-up Time	50		ns
tрн	Data Hold Time	10		ns
twp	Write Pulse Width	90		ns
tBLC	Byte Load Cycle Time		150	μѕ
twpH	Write Pulse Width High	100		ns

### **Program Cycle Waveforms**



Notes:

A9 through A18 must specify the sector address during each high to low transition of  $\overline{WE}$  (or  $\overline{CE}$ ).


 $\overline{OE}$  must be high when  $\overline{WE}$  and  $\overline{CE}$  are both low.

All bytes that are not loaded within the sector being programmed

will be erased to FF.




# Software Data Protection Enable Algorithm (1)




Notes for software program code:

- 1. Data Format: I/O7 I/O0 (Hex); Address Format: A14 - A0 (Hex).
- 2. Data Protect state will be activated at end of program cycle.
- 3. Data Protect state will be deactivated at end of program period.
- 4. 512 bytes of data MUST BE loaded.

# Software Data Protection Disable Algorithm (1)



### **Software Protected Program Cycle Waveform**



- Notes: 1. A9 through A18 must specify the sector address during each high to low transition of  $\overline{WE}$  (or  $\overline{CE}$ ) after the software code has been entered.
  - 2.  $\overline{OE}$  must be high when  $\overline{WE}$  and  $\overline{CE}$  are both low.
  - 3. All bytes that are not loaded within the sector being programmed will be erased to FF.


## Data Polling Characteristics(1)

Symbol	Parameter	Min	Тур	Max	Units
tон	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toe	OE to Output Delay <sup>(2)</sup>				ns
twn	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See toE spec in A.C. Read Characteristics.

### **Data Polling Waveforms**




## Toggle Bit Characteristics (1)

Symbol	Parameter	Min	Тур	Max	Units
tDH	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toE	OE to Output Delay <sup>(2)</sup>				ns
<b>t</b> OEHP	OE High Pulse	150			ns
twn	Write Recovery Time	0		:	ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See toE spec in A.C. Read Characteristics.

### **Toggle Bit Waveforms**



 $\label{eq:Notes: Notes: 1. Toggling either $\overline{OE}$ or $\overline{CE}$ or both $\overline{OE}$ and $\overline{CE}$ will operate toggle bit.} $$ The togHP specification must be met by the toggling input(s).$ 


2. Beginning and ending state of I/O6 will vary.

3. Any address location may be used but the address should not vary.






# Software Product Identification Entry (1)




Notes for software product identification:

- 1. Data Format: I/O7 I/O0 (Hex); Address Format: A14 - A0 (Hex).
- A1 A18 = V<sub>IL</sub>.
   Manufacture Code is read for A0 = V<sub>IL</sub>;
   Device Code is read for A0 = V<sub>IH</sub>.
- The device does not remain in identification mode if powered down.
- 4. The device returns to standard operation mode.
- 5. Manufacturer Code: 1F Device Code: 5B

# Software Product Identification Exit



# Boot Block Lockout Feature Enable Algorithm (1)



Notes for boot block lockout feature enable:

- 1. Data Format: I/O7 I/O0 (Hex); Address Format: A14 - A0 (Hex).
- 2. Lockout feature set on lower address boot block.
- 3. Lockout feature set on higher address boot block.

# **Ordering Information**

tacc (ns)	Icc Active	(mA) Standby	Ordering Code	Package	Operation Range
120	50	0.1	AT29C040-12DC AT29C040-12PC AT29C040-12TC	32D6 32P6 40T	Commercial (0° to 70°C)
120	50	0.3	AT29C040-12DI AT29C040-12PI	32D6 32P6	Industrial (-40° to 85°C)
150	50	0.1	AT29C040-15DC AT29C040-15PC AT29C040-15TC	32D6 32P6 40T	Commercial (0° to 70°C)
150	50	0.3	AT29C040-15DI AT29C040-15FI AT29C040-15PI	32D6 32F 32P6	Industrial (-40° to 85°C)
			AT29C040-15DM AT29C040-15FM	32D6 32F	Military (-55°C to 125°C)
200	50	0.1	AT29C040-20DC AT29C040-20PC	32D6 32P6	Commercial (0° to 70°C)
200	50	0.3	AT29C040-20DI AT29C040-20FI AT29C040-20PI	32D6 32F 32P6	Industrial (-40° to 85°C)
			AT29C040-20DM AT29C040-20FM	32D6 32F	Military (-55°C to 125°C)

	Package Type					
32D6	32 Lead, 0.600" Wide, Non-Windowed, Ceramic Dual Inline Package (Cerdip)					
32F	32F 32 Lead, Non-Windowed, Ceramic Bottom-Brazed Flat Package (Flatpack)					
32P6	32P6 32 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)					
40T	40T 40 Lead, Thin Small Outline Package (TSOP)					





256K (32K x 8)

3-Volt Only

**PEROM** 

**CMOS Flash** 

#### **Features**

- Single 3.3 V ± 10% Supply
- Three-Volt-Only Read and Write Operation
- Software Protected Programming
- Low Power Dissipation

15 mA Active Current

20 μA CMOS Standby Current

- Fast Read Access Time 200 ns
- Sector Program Operation

Single Cycle Reprogram (Erase and Program)

512 Sectors (64 bytes/sector)

Internal Address and Data Latches for 64 Bytes

- Fast Sector Program Cycle Time 20 ms Max.
- Internal Program Control and Timer
- DATA Polling for End of Program Detection
- High Reliability CMOS Technology 1000 Program Cycles per Sector 10-Year Data Retention
- CMOS and TTL Compatible Inputs and Outputs
- Commercial and Industrial Temperature Ranges


### **Description**

The AT29LV256 is a three-volt-only in-system Flash Programmable Erasable Read Only Memory (PEROM). Its 256K of memory is organized as 32,768 words by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 200 ns with power dissipation of just 54 mW over the commercial temperature range. When the device is deselected, the CMOS standby current is less than 20  $\mu A$ .


continued on next page

## **Pin Configurations**

Pin Name	Function
A0 - A14	Addresses
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
1/00 - 1/07	Data Inputs/Outputs
NC	No Connect



PLCC, LCC Top View




Note: PLCC package pins 1 and 17 are DON'T CONNECT.

TSOP Top View

Type 1

A9 A8	2	4	21 19 17 15 13 11	20 18 16 14 12 10 8	annonnonnonno	CE I/O6 I/O4 GND I/O1 A0 A2	A10 I/O7 I/O5 I/O3 I/O2 I/O0








### **Description** (Continued)

To allow for simple in-system reprogrammability, the AT29LV256 does not require high input voltages for programming. Three-volt-only commands determine the operation of the device. Reading data out of the device is similar to reading from an EPROM. Reprogramming the AT29LV256 is performed on a sector basis; 64 bytes of data are loaded into the device and then simultaneously programmed.

During a reprogram cycle, the address locations and 64 bytes of data are captured at microprocessor speed and internally

latched, freeing the address and data bus for other operations. Following the initiation of a program cycle, the device will automatically erase the sector and then program the latched data using an internal control timer. The end of a program cycle can be detected by DATA polling of I/O7. Once the end of a program cycle has been detected, a new access for a read or program can begin.

### **Block Diagram**



### **Device Operation**

READ: The AT29LV256 is accessed like an EPROM. When  $\overline{CE}$  and  $\overline{OE}$  are low and  $\overline{WE}$  is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever  $\overline{CE}$  or  $\overline{OE}$  is high. This dual-line control gives designers flexibility in preventing bus contention.

SOFTWARE DATA PROTECTION PROGRAMMING: The AT29LV256 has 512 individual sectors, each 64 bytes. Using the software data protection feature, byte loads are used to enter the 64 bytes of a sector to be programmed. The AT29LV256 can only be programmed or reprogrammed using the software data protection feature. The device is programmed on a sector basis. If a byte of data within the sector is to be changed, data for the entire 64-byte sector must be loaded into the device. The AT29LV256 automatically does a sector erase prior to loading the data into the sector. An erase command is not required.

Software data protection protects the device from inadvertent programming. A series of three program commands to specific addresses with specific data must be presented to the device before programming may occur. The same three program commands must begin each program operation. All software program commands must obey the sector program timing specifica-

tions. Power transitions will not reset the software data protection feature, however the software feature will guard against inadvertent program cycles during power transitions.

Any attempt to write to the device without the three-byte command sequence will start the internal write timers. No data will be written to the device; however, for the duration of twc, a read operation will effectively be a polling operation.

After the software data protection's three-byte command code is given, a byte load is performed by applying a low pulse on the  $\overline{WE}$  or  $\overline{CE}$  input with  $\overline{CE}$  or  $\overline{WE}$  low (respectively) and  $\overline{OE}$  high. The address is latched on the falling edge of  $\overline{CE}$  or  $\overline{WE}$ , whichever occurs last. The data is latched by the first rising edge of  $\overline{CE}$  or  $\overline{WE}$ .

The 64 bytes of data must be loaded into each sector. Any byte that is not loaded during the programming of its sector will be erased to read FFh. Once the bytes of a sector are loaded into the device, they are simultaneously programmed during the internal programming period. After the first data byte has been loaded into the device, successive bytes are entered in the same manner. Each new byte to be programmed must have its high to low transition on  $\overline{\rm WE}$  (or  $\overline{\rm CE}$ ) within 150  $\mu \rm s$  of the low to high transition.

continued on next page

### **Device Operation** (Continued)

sition of  $\overline{WE}$  (or  $\overline{CE}$ ) of the preceding byte. If a high to low transition is not detected within 150  $\mu s$  of the last low to high transition, the load period will end and the internal programming period will start. A6 to A14 specify the sector address. The sector address must be valid during each high to low transition of  $\overline{WE}$  (or  $\overline{CE}$ ). A0 to A5 specify the byte address within the sector. The bytes may be loaded in any order; sequential loading is not required.

HARDWARE DATA PROTECTION: Hardware features protect against inadvertent programs to the AT29LV256 in the following ways: (a)  $V_{CC}$  sense— if  $V_{CC}$  is below 1.8 V (typical), the program function is inhibited. (b)  $V_{CC}$  power on delay— once  $V_{CC}$  has reached the  $V_{CC}$  sense level, the device will automatically time out 10 ms (typical) before programming. (c) Program inhibit— holding any one of  $\overline{OE}$  low,  $\overline{CE}$  high or  $\overline{WE}$  high inhibits program cycles. (d) Noise filter—pulses of less than 15 ns (typical) on the  $\overline{WE}$  or  $\overline{CE}$  inputs will not initiate a program cycle.

INPUT LEVELS: While operating with a 3.3 V  $\pm 10\%$  power supply, the address inputs and control inputs  $(\overline{OE}, \overline{CE} \text{ and } \overline{WE})$  may be driven from 0 to 5.5 V without adversely affecting the operation of the device. The I/O lines can only be driven from 0 to 3.6 volts.

PRODUCT IDENTIFICATION: The product identification mode identifies the device and manufacturer as Atmel. It may be accessed by hardware or software operation. The hardware operation mode can be used by an external programmer to identify the correct programming algorithm for the Atmel product. In

addition, users may wish to use the software product identification mode to identify the part (i.e. using the device code), and have the system software use the appropriate sector size for program operations. In this manner, the user can have a common board design for 256K to 4-megabit densities and, with each density's sector size in a memory map, have the system software apply the appropriate sector size.

For details, see Operating Modes (for hardware operation) or Software Product Identification. The manufacturer and device code is the same for both modes.

DATA POLLING: The AT29LV256 features DATA polling to indicate the end of a program cycle. During a program cycle an attempted read of the last byte loaded will result in the complement of the loaded data on I/O7. Once the program cycle has been completed, true data is valid on all outputs and the next cycle may begin. DATA polling may begin at any time during the program cycle.

TOGGLE BIT: In addition to DATA polling the AT29LV256 provides another method for determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the program cycle has completed, I/O6 will stop toggling and valid data will be read. Examining the toggle bit may begin at any time during a program cycle.

OPTIONAL CHIP ERASE MODES: The entire device may be erased by either using a six-byte software code or high voltage. For details, please contact Atmel.

### Absolute Maximum Ratings\*

125°C
150°C
6.25 V
+0.6 V
13.5 V

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **Pin Capacitance** $(f = 1 \text{ MHz}, T = 25^{\circ}\text{C})^{(1)}$

	Тур	Max	Units	Conditions
Cin	4	6	pF	VIN = 0 V
Соит	8	12	pF	Vout = 0 V

Note: 1. These parameters are characterized and not 100% tested.





## D.C. and A.C. Operating Range

		AT29LV256-20	AT29LV256-25
Operating	Com.	0°C - 70°C	0°C - 70°C
Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C
Vcc Power Supply		3.3 V ± 0.3 V	3.3 V ± 0.3 V

### **Operating Modes**

Mode	CE	OE	WE	Ai	I/O
Read	VIL	VIL	ViH	Ai	Dout
Program <sup>(2)</sup>	VIL	ViH	VIL	Ai	DIN
Standby/Write Inhibit	VIH	X <sup>(1)</sup>	Х	X	High Z
Program Inhibit	Х	Χ	ViH		
Program Inhibit	Х	VIL	Х		
Output Disable	Χ	ViH	Х		High Z
Product Identification					
Hawking	V/	Mo	Mari	A1-A14 = V <sub>IL</sub> , A9 = V <sub>H</sub> <sup>(3)</sup> , A0 = V <sub>IL</sub>	Manufacturer Code <sup>(4)</sup>
Hardware	VIL	VIL	VIH	A1-A14 = V <sub>IL</sub> , A9 = V <sub>H</sub> <sup>(3)</sup> , A0 = V <sub>IH</sub>	Device Code <sup>(4)</sup>
Software <sup>(5)</sup>				A0 = V <sub>IL</sub>	Manufacturer Code <sup>(4)</sup>
Software				A0 = V <sub>IH</sub>	Device Code <sup>(4)</sup>

Notes: 1. X can be  $V_{IL}$  or  $V_{IH}$ .

2. Refer to A.C. Programming Waveforms.

3.  $V_H = 12.0 \text{ V} \pm 0.5 \text{ V}$ .

4. Manufacturer Code: 1F, Device Code: BC.

5. See details under Software Product Identification Entry/Exit.


### **D.C. Characteristics**

Symbol	Parameter	Condition		Min	Max	Units
ILI	Input Load Current	VIN = 0 V to VCC			1	μΑ
ILO	Output Leakage Current	$V_{I/O} = 0 V \text{ to } V_{CC}$			1	μΑ
	V 01-11-0 01400	OF V 00 V40 V	Com.		20	μΑ
ISB1	Vcc Standby Current CMOS	$CE = V_{CC} - 0.3 \text{ V to } V_{CC}$	Ind.		50	μΑ
ISB2	V <sub>CC</sub> Standby Current TTL	CE = 2.0 V to Vcc			1	mA
Icc	Vcc Active Current	f = 5 MHz; lout = 0 mA; V	cc = 3.6 V		15	mA
VIL	Input Low Voltage				0.6	V
ViH	Input High Voltage		-	2.0		V
Vol	Output Low Voltage	I <sub>OL</sub> = 1.6 mA; V <sub>CC</sub> = 3.0 V			.45	٧
Voh	Output High Voltage	$I_{OH} = -100  \mu A$ ; $V_{CC} = 3.0$	V	2.4		V

### A.C. Read Characteristics

		AT29LV256-20		AT29LV256-25			
Symbol	Parameter	Min	Max	Min	Max	Units	
tacc	Address to Output Delay		200		250	ns	
tce (1)	CE to Output Delay		200		250	ns	
toE (2)	OE to Output Delay	0	100	0	120	ns	
t <sub>DF</sub> (3,4)	CE or OE to Output Float	0	50	0	60	ns	
tон	Output Hold from OE, CE or Address, whichever occurred first	0	-	0		ns	


### A.C. Read Waveforms



#### Notes:

- CE may be delayed up to t<sub>ACC</sub> t<sub>CE</sub> after the address transition without impact on t<sub>ACC</sub>.
- OE may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of CE without impact on t<sub>CE</sub> or by t<sub>ACC</sub> - t<sub>OE</sub> after an address change without impact on t<sub>ACC</sub>.
- 3.  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$  whichever occurs first ( $C_L = 5 \ pF$ ).
- 4. This parameter is characterized and is not 100% tested.

# Input Test Waveforms and Measurement Level



## **Output Test Load**






### A.C. Byte Load Characteristics


Symbol	Parameter	Min	Max	Units
tas, toes	Address, OE Set-up Time	10		ns
tan	Address Hold Time	100		ns
tcs	Chip Select Set-up Time	0		ns
tсн	Chip Select Hold Time	0		ns
twp	Write Pulse Width (WE or CE)	200		ns
tos	Data Set-up Time	100		ns
tDH,tOEH	Data, OE Hold Time	10		ns
twpH	Write Pulse Width High	200		ns

# A.C. Byte Load Waveforms (1,2)

### **WE** Controlled



### **CE** Controlled




#### Notes:

- 1. The software data protection commands must be applied prior to byte loads.
- 2. A complete sector (64 bytes) should be loaded using these waveforms as shown in the Software Protected Byte Load waveforms (see previous page).

### **Program Cycle Characteristics**

Symbol	Parameter	Min	Max	Units
twc	Write Cycle Time		20	ms
tas	Address Set-up Time	10		ns
tah	Address Hold Time	100		ns
tos	Data Set-up Time	100		ns
tDH	Data Hold Time	10		ns
twp	Write Pulse Width	200	,	ns
tBLC	Byte Load Cycle Time		150	μs
twph	Write Pulse Width High	200		ns


### **Software Protected Program Waveform**



#### Notes:

- 1.  $\overline{OE}$  must be high when  $\overline{WE}$  and  $\overline{CE}$  are both low.
- A6 through A14 must specify the sector address during each high to low transition of WE (or CE) after the software code has been entered.
- 3. All bytes that are not loaded within the sector being programmed will be erased to FF.

## **Programming Algorithm** (1)



Notes for software program code:

- 1. Data Format: I/O7–I/O0 (Hex); Address Format: A14–A0 (Hex).
- 2. Data Protect state will be re-activated at end of program cycle.
- 3. 64 bytes of data MUST BE loaded.






## Data Polling Characteristics(1)

Symbol	Parameter	Min	Тур	Max	Units
tDH	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toe	OE to Output Delay <sup>(2)</sup>				ns
twn	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See toE spec in A.C. Read Characteristics.

### **Data Polling Waveforms**




## Toggle Bit Characteristics(1)

Symbol	Parameter	Min	Тур	Max	Units
tDH	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toe	OE to Output Delay <sup>(2)</sup>				ns
toehp	OE High Pulse	150			ns
twR	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See toE spec in A.C. Read Characteristics.


## Toggle Bit Waveforms (1,3)



#### Notes:

- 1. Toggling either  $\overline{OE}$  or  $\overline{CE}$  or both  $\overline{OE}$  and  $\overline{CE}$  will operate toggle bit.
- 2. Beginning and ending state of I/O6 will vary.
- 3. Any address location may be used but the address should not vary.


# Software Product Identification Entry (1)



Notes for software product identification:

- 1. Data Format: I/O7 I/O0 (Hex); Address Format: A14 - A0 (Hex).
- A1 A14 = V<sub>IL</sub>.
   Manufacture Code is read for A0 = V<sub>IL</sub>;
   Device Code is read for A0 = V<sub>IH</sub>.
- The device does not remain in identification mode if powered down.
- 4. The device returns to standard operation mode.
- Manufacturer Code: 1F Device Code: BC

# Software Product Identification Exit (1)







# **Ordering Information**

tacc	Icc (mA)		Ordering Code	Package	Operation Range	
(ns)	Active	Standby	Cracing Code	1 ackage		
200	15	0.02	AT29LV256-20DC AT29LV256-20JC AT29LV256-20PC AT29LV256-20TC	28D6 32J 28P6 28T	Commercial (0° to 70°C)	
	15	0.05	AT29LV256-20DI AT29LV256-20JI AT29LV256-20PI	28D6 32J 28P6	Industrial (-40° to 85°C)	
250	15	0.02	AT29LV256-25DC AT29LV256-25JC AT29LV256-25PC AT29LV256-25TC	28D6 32J 28P6 28T	Commercial (0° to 70°C)	
	15	0.05	AT29LV256-25DI AT29LV256-25JI AT29LV256-25PI	28D6 32J 28P6	Industrial (-40° to 85°C)	

	Package Type				
28D6	28 Lead, 0.600" Wide, Non-Windowed, Ceramic Dual Inline Package (Cerdip)				
32J	32 Lead, Plastic J-Leaded Chip Carrier (PLCC)				
28P6	28 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)				
28T	28 Lead, Thin Small Outline Package (TSOP)				

### **Features**

- Single 3.3 V  $\pm$  10% Supply
- Three-Volt-Only Read and Write Operation
- Software Protected Programming
- Low Power Dissipation

15 mA Active Current

20 μA CMOS Standby Current

- Fast Read Access Time 200 ns
- Sector Program Operation

Single Cycle Reprogram (Erase and Program) 512 Sectors (128 bytes/sector)

Internal Address and Data Latches for 128 Bytes

- Fast Sector Program Cycle Time 20 ms Max.
- Internal Program Control and Timer
- DATA Polling for End of Program Detection
- High Reliability CMOS Technology 1000 Program Cycles per Sector 10-Year Data Retention
- CMOS and TTL Compatible Inputs and Outputs
- Commercial and Industrial Temperature Ranges

### **Description**

The AT29LV512 is a three-volt-only in-system Flash Programmable Erasable Read Only Memory (PEROM). Its 512K of memory is organized as 65,536 words by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 200 ns with power dissipation of just 54 mW over the commercial temperature range. When the device is deselected, the CMOS standby current is less than 20  $\mu A$ .

continued on next page

## **Pin Configurations**

Pin Name	Function
A0 - A15	Addresses
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
1/00 - 1/07	Data Inputs/Outputs
NC	No Connect

PLCC, LCC Top View

A7 \$	A12 NC Vcc A15 NC W 4 3 2 1 3231	30 \				
		29 <b>Ç</b> A14				
A6 2	6	28 <b>Ç</b> A13				
A5 🏲	7	27 🕻 A8				
A4 🕽	8	26 <b>C</b> A9				
A3 5	9	25 C A11				
A2 5	10	24 2 OE				
A1 5	11					
	11	23 <b>Ç</b> <u>A1</u> 0				
A0 >	12	22 🕻 CE				
1/00 >	13	21 <b>c</b> 1/07				
_ (	141516171819					
\~~~~~~						
I/O's	12 345	6				
GND						

Note: PLCC package pin 30 is a DON'T CONNECT.

TSOP Top View **Type 1** 

A11 A9 0 1 2	32 Þ OE
A8 🖫 3 "	32 30 31 A10 OE
A14 A13 4 5	20 🗆 1/07
WE NC B 6 7	28 27 1/05 1/06
VCC EL 0 .	26 🗎 1/04
NC 🗆 9	24 25 1/O3 GND
A15 NC = 10	23 ₽ 1/02
A12 U 12	22 21 P VO0 VO1
A7 A6 5 14 13	20 🗆 🔥
A = 10 H + 10	ia fi vi
A3 A4 4 16 15	<sup>18</sup> 17



512K (64K x 8) 3-Volt Only CMOS Flash PEROM




### **Description** (Continued)

To allow for simple in-system reprogrammability, the AT29LV512 does not require high input voltages for programming. Three-volt-only commands determine the operation of the device. Reading data out of the device is similar to reading from an EPROM. Reprogramming the AT29LV512 is performed on a sector basis; 128 bytes of data are loaded into the device and then simultaneously programmed.

During a reprogram cycle, the address locations and 128 bytes of data are captured at microprocessor speed and internally

latched, freeing the address and data bus for other operations. Following the initiation of a program cycle, the device will automatically erase the sector and then program the latched data using an internal control timer. The end of a program cycle can be detected by DATA polling of I/O7. Once the end of a program cycle has been detected, a new access for a read or program can begin.

### **Block Diagram**



### **Device Operation**

READ: The AT29LV512 is accessed like an EPROM. When  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  are low and  $\overline{\text{WE}}$  is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever  $\overline{\text{CE}}$  or  $\overline{\text{OE}}$  is high. This dual-line control gives designers flexibility in preventing bus contention.

SOFTWARE DATA PROTECTION PROGRAMMING: The AT29LV512 has 512 individual sectors, each 128 bytes. Using the software data protection feature, byte loads are used to enter the 128 bytes of a sector to be programmed. The AT29LV512 can only be programmed or reprogrammed using the software data protection feature. The device is programmed on a sector basis. If a byte of data within the sector is to be changed, data for the entire 128-byte sector must be loaded into the device. The AT29LV512 automatically does a sector erase prior to loading the data into the sector. An erase command is not required.

Software data protection protects the device from inadvertent programming. A series of three program commands to specific addresses with specific data must be presented to the device before programming may occur. After writing the three-byte command sequence (and after twc), the entire device is protected. The same three program commands must begin each program operation. All software program commands must obey the sector program timing specifications. Power transitions will not

reset the software data protection feature, however the software feature will guard against inadvertent program cycles during power transitions.

Any attempt to write to the device without the three-byte command sequence will start the internal write timers. No data will be written to the device; however, for the duration of twc, a read operation will effectively be a polling operation.

After the software data protection's three-byte command code is given, a byte load is performed by applying a low pulse on the  $\overline{WE}$  or  $\overline{CE}$  input with  $\overline{CE}$  or  $\overline{WE}$  low (respectively) and  $\overline{OE}$  high. The address is latched on the falling edge of  $\overline{CE}$  or  $\overline{WE}$ , whichever occurs last. The data is latched by the first rising edge of  $\overline{CE}$  or  $\overline{WE}$ .

The 128 bytes of data must be loaded into each sector. Any byte that is not loaded during the programming of its sector will be erased to read FFh. Once the bytes of a sector are loaded into the device, they are simultaneously programmed during the internal programming period. After the first data byte has been loaded into the device, successive bytes are entered in the same manner. Each new byte to be programmed must have its high to low transition on  $\overline{WE}$  (or  $\overline{CE}$ ) within 150  $\mu s$  of the low to high transition is not detected within 150  $\mu s$  of the last low to high

continued on next page

#### **Device Operation** (Continued)

transition, the load period will end and the internal programming period will start. A7 to A15 specify the sector address. The sector address must be valid during each high to low transition of  $\overline{WE}$  (or  $\overline{CE}$ ). A0 to A6 specify the byte address within the sector. The bytes may be loaded in any order; sequential loading is not required.

HARDWARE DATA PROTECTION: Hardware features protect against inadvertent programs to the AT29LV512 in the following ways: (a)  $V_{CC}$  sense— if  $V_{CC}$  is below 1.8 V (typical), the program function is inhibited. (b)  $V_{CC}$  power on delay— once  $V_{CC}$  has reached the  $V_{CC}$  sense level, the device will automatically time out 10 ms (typical) before programing. (c) Program inhibit— holding any one of  $\overline{OE}$  low,  $\overline{CE}$  high or  $\overline{WE}$  high inhibits program cycles. (d) Noise filter—pulses of less than 15 ns (typical) on the  $\overline{WE}$  or  $\overline{CE}$  inputs will not initiate a program cycle.

INPUT LEVELS: While operating with a 3.3 V  $\pm 10\%$  power supply, the address inputs and control inputs  $(\overline{OE}, \overline{CE} \text{ and } \overline{WE})$  may be driven from 0 to 5.5 V without adversely affecting the operation of the device. The I/O lines can only be driven from 0 to 3.6 volts.

PRODUCT IDENTIFICATION: The product identification mode identifies the device and manufacturer as Atmel. It may be accessed by hardware or software operation. The hardware operation mode can be used by an external programmer to identify the correct programming algorithm for the Atmel product. In addition, users may wish to use the software product identifica-

tion mode to identify the part (i.e. using the device code), and have the system software use the appropriate sector size for program operations. In this manner, the user can have a common board design for 256K to 4-megabit densities and, with each density's sector size in a memory map, have the system software apply the appropriate sector size.

For details, see Operating Modes (for hardware operation) or Software Product Identification. The manufacturer and device code is the same for both modes.

DATA POLLING: The AT29LV512 features DATA polling to indicate the end of a program cycle. During a program cycle an attempted read of the last byte loaded will result in the complement of the loaded data on I/O7. Once the program cycle has been completed, true data is valid on all outputs and the next cycle may begin. DATA polling may begin at any time during the program cycle.

TOGGLE BIT: In addition to DATA polling the AT29LV512 provides another method for determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the program cycle has completed, I/O6 will stop toggling and valid data will be read. Examining the toggle bit may begin at any time during a program cycle.

OPTIONAL CHIP ERASE MODES: The entire device may be erased by either using a six-byte software code or high voltage. For details, please contact Atmel.

## Absolute Maximum Ratings\*

Temperature Under Bias	55°C to +125°C
Storage Temperature	65°C to +150°C
All Input Voltages (including N.C. Pins) with Respect to Ground	0.6 V to +6.25 V
All Output Voltages with Respect to Ground	0.6 V to V <sub>CC</sub> +0.6 V
Voltage on A9 (including N.C. Pins) with Respect to Ground	0.6 V to +13.5 V

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **Pin Capacitance** $(f = 1 \text{ MHz}, T = 25^{\circ}\text{C})^{(1)}$

	Тур	Max	Units	Conditions
Cin	4	6	pF	VIN = 0 V
Соит	8	12	pF	Vout = 0 V

Note: 1. These parameters are characterized and not 100% tested.





## D.C. and A.C. Operating Range

		AT29LV512-20	AT29LV512-25
Operating	Com.	0°C - 70°C	0°C - 70°C
Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C
Vcc Power Supply		$3.3~V\pm0.3~V$	$3.3~V\pm0.3~V$

## **Operating Modes**

Mode	CE	ŌĒ	WE	Ai	1/0
Read	VIL	VIL	ViH	Ai	Dout
Program <sup>(2)</sup>	VIL	ViH	VIL	Ai	Din
Standby/Write Inhibit	ViH	X <sup>(1)</sup>	Χ	X	High Z
Program Inhibit	Χ	Х	ViH		
Program Inhibit	Χ	VIL	Х		
Output Disable	Χ	ViH	Х		High Z
Product Identification					
Hardware	V.,	Ma	V.	A1-A15 = $V_{IL}$ , A9 = $V_{H}$ (3), A0 = $V_{IL}$	Manufacturer Code <sup>(4)</sup>
Hardware	VIL	VIL	VIH	A1-A15 = $V_{IL}$ , A9 = $V_{H}$ <sup>(3)</sup> , A0 = $V_{IH}$	Device Code <sup>(4)</sup>
Software <sup>(5)</sup>				A0 = V <sub>IL</sub>	Manufacturer Code <sup>(4)</sup>
Software: /				A0 = V <sub>IH</sub>	Device Code <sup>(4)</sup>

Notes: 1. X can be V<sub>IL</sub> or V<sub>IH</sub>.

2. Refer to A.C. Programming Waveforms.

3.  $V_H = 12.0 \text{ V} \pm 0.5 \text{ V}.$ 

4. Manufacturer Code: 1F, Device Code: 3D.

5. See details under Software Product Identification Entry/Exit.


## **D.C. Characteristics**

Symbol	Parameter	Condition		Min	Max	Units
ILI	Input Load Current	V <sub>IN</sub> = 0 V to V <sub>CC</sub>			1	μΑ
ILO	Output Leakage Current	$V_{I/O} = 0 V \text{ to } V_{CC}$			1	μΑ
1	Ves Standby Current CMOS	<u>CE</u>	Com.		20	μΑ
I <sub>SB1</sub>	Vcc Standby Current CMOS	CMOS $CE = V_{CC} - 0.3 \text{ V to } V_{CC}$			50	μΑ
ISB2	Vcc Standby Current TTL	CE = 2.0 V to Vcc			1	mA
lcc	Vcc Active Current	f = 5 MHz; lout = 0 mA; V	cc = 3.6 V		15	mA
VIL	Input Low Voltage				0.6	V
ViH	Input High Voltage			2.0		V
Vol	Output Low Voltage	IoL = 1.6 mA; Vcc = 3.0 V	1		.45	٧
Vон	Output High Voltage	$IOH = -100 \mu A$ ; $VCC = 3.0$	V	2.4		V

#### A.C. Read Characteristics

		AT29LV512-20		AT29LV512-25		1
Symbol	Parameter	Min	Max	Min	Мах	Units
tacc	Address to Output Delay		200		250	ns
	CE to Output Delay		200		250	ns
toe (2)	OE to Output Delay	0	100	0	120	ns
t <sub>DF</sub> (3,4)	CE or OE to Output Float	0	50	0	60	ns
tон	Output Hold from OE, CE or Address, whichever occurred first	0		0		ns


#### A.C. Read Waveforms



#### Notes:

- 1.  $\overline{\text{CE}}$  may be delayed up to  $t_{ACC}$   $t_{CE}$  after the address transition without impact on  $t_{ACC}$ .
- OE may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of CE without impact on t<sub>CE</sub> or by t<sub>ACC</sub> - t<sub>OE</sub> after an address change without impact on t<sub>ACC</sub>.
- 3.  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$  whichever occurs first ( $C_L = 5$  pF).
- 4. This parameter is characterized and is not 100% tested.

#### Input Test Waveforms and Measurement Level



#### **Output Test Load**






## A.C. Byte Load Characteristics


Symbol	Parameter	Min	Max	Units
tas, toes	Address, OE Set-up Time	10		ns
tan	Address Hold Time	100		ns
tcs	Chip Select Set-up Time	0		ns
tсн	Chip Select Hold Time	0		ns
twp	Write Pulse Width (WE or CE)	200		ns
tps	Data Set-up Time	100	`	ns
tDH,tOEH	Data, OE Hold Time	10		ns
twph	Write Pulse Width High	200		ns

# A.C. Byte Load Waveforms (1,2)

## WE Controlled



#### **CE** Controlled




#### Notes:

- The software data protection commands must be applied prior to byte loads.
- A complete sector (128 bytes) should be loaded using these waveforms as shown in the Software Protected Byte Load waveforms (see previous page).

#### **Program Cycle Characteristics**

Symbol	Parameter	Min	Max	Units
twc	Write Cycle Time		20	ms
tas	Address Set-up Time	10		ns
tah	Address Hold Time	100		ns
tos	Data Set-up Time	100		ns
tDH	Data Hold Time	10		ns
twp	Write Pulse Width	200		ns
tBLC	Byte Load Cycle Time		150	μs
twph	Write Pulse Width High	200		ns


## **Software Protected Program Waveform**



#### Notes:

- 1.  $\overline{OE}$  must be high when  $\overline{WE}$  and  $\overline{CE}$  are both low.
- A7 through A15 must specify the sector address during each high to low transition of WE (or CE) after the software code has been entered.
- 3. All bytes that are not loaded within the sector being programmed will be erased to FF.

## **Programming Algorithm** (1)



Notes for software program code:

- 1. Data Format: I/O7–I/O0 (Hex); Address Format: A14–A0 (Hex).
- 2. Data Protect state will be re-activated at end of program cycle.
- 3. 128 bytes of data MUST BE loaded.






## Data Polling Characteristics(1)

Symbol	Parameter	Min	Тур	Max	Units
tDH	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toE	OE to Output Delay <sup>(2)</sup>				ns
twR	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See toE spec in A.C. Read Characteristics.

## **Data** Polling Waveforms




## Toggle Bit Characteristics(1)

Symbol	Parameter	Min	Тур	Max	Units
tDH	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toE	OE to Output Delay <sup>(2)</sup>				ns
toehp	OE High Pulse	150			ns
twn	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See toE spec in A.C. Read Characteristics.


## Toggle Bit Waveforms (1,3)



#### Notes:

- 1. Toggling either  $\overline{OE}$  or  $\overline{CE}$  or both  $\overline{OE}$  and  $\overline{CE}$  will operate toggle bit.
- 2. Beginning and ending state of I/O6 will vary.
- 3. Any address location may be used but the address should not vary.


# Software Product Identification Entry (1)



Notes for software product identification:

- 1. Data Format: I/O7 I/O0 (Hex); Address Format: A14 - A0 (Hex).
- A1 A15 = V<sub>IL</sub>.
   Manufacture Code is read for A0 = V<sub>IL</sub>;
   Device Code is read for A0 = V<sub>IH</sub>.
- The device does not remain in identification mode if powered down.
- 4. The device returns to standard operation mode.
- 5. Manufacturer Code: 1F Device Code: 3D

# Software Product Identification Exit (1)





# **Ordering Information**

tacc	loo	(mA)			
(ns)	Active	Standby	Ordering Code	Package	Operation Range
200	15	0.02	AT29LV512-20DC AT29LV512-20JC AT29LV512-20PC	32D6 32J 32P6	Commercial (0° to 70°C)
	15	0.05	AT29LV512-20DI AT29LV512-20JI AT29LV512-20PI AT29LV512-20TI	32D6 32J 32P6 32T	Industrial (-40° to 85°C)
250	15	0.02	AT29LV512-25DC AT29LV512-25JC AT29LV512-25PC	32D6 32J 32P6	Commercial (0° to 70°C)
	15	0.05	AT29LV512-25DI AT29LV512-25JI AT29LV512-25PI AT29LV512-25TI	32D6 32J 32P6 32T	Industrial (-40° to 85°C)

	Package Type
32D6	32 Lead, 0.600" Wide, Non-Windowed, Ceramic Dual Inline Package (Cerdip)
32J	32 Lead, Plastic J-Leaded Chip Carrier (PLCC)
32P6	32 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)
32T	32 Lead, Thin Small Outline Package (TSOP)

1 Megabit

(128K x 8)

**PEROM** 

3-Volt Only

**CMOS Flash** 

#### **Features**

- Single 3.3 V ± 10% Supply
- Three-Volt-Only Read and Write Operation
- Software Protected Programming
- Low Power Dissipation
  - 15 mA Active Current 20 µA CMOS Standby Current
- Fast Read Access Time 200 ns
- Sector Program Operation

Single Cycle Reprogram (Erase and Program) 1024 Sectors (128 bytes/sector)

Internal Address and Data Latches for 128 Bytes

- Fast Sector Program Cycle Time 20 ms Max.
- Internal Program Control and Timer
- DATA Polling for End of Program Detection
- High Reliability CMOS Technology 1000 Program Cycles per Sector 10-Year Data Retention
- CMOS and TTL Compatible Inputs and Outputs
- Commercial and Industrial Temperature Ranges

## **Description**


The AT29LV010 is a three-volt-only in-system Flash Programmable Erasable Read Only Memory (PEROM). Its one megabit of memory is organized as 131,072 words by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 200 ns with power dissipation of just 54 mW over the commercial temperature range. When the device is deselected, the CMOS standby current is less than 20  $\mu A$ .

continued on next page


## **Pin Configurations**

Pin Name	Function
1 III IVallie	runction
A0 - A16	Addresses
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
1/00 - 1/07	Data Inputs/Outputs
NC	No Connect

DIP Top View



PLCC, LCC Top View



Note: PLCC package pin 30 is a DON'T CONNECT.

**TSOP Top View** 

#### Type 1

A11 A9 0 0 4 A14 A13 0 4 WE VCC 0 8 NC A15 A16 0 12 A7 A16 0 14	11	32 30 28 26 24 22 20	31 29 27 25 23 21	nonnonnonnon	A10 I/O7 I/O5 I/O3 I/O2 I/O0	OE CE I/O6 I/O4 GND I/O1 A0
A7 A6 3 14	13		21 19	B	I/O0 A1	A0
A5 A4 6 16	15	18	17	ß	А3	A2






#### **Description** (Continued)

To allow for simple in-system reprogrammability, the AT29LV010 does not require high input voltages for programming. Three-volt-only commands determine the operation of the device. Reading data out of the device is similar to reading from an EPROM. Reprogramming the AT29LV010 is performed on a sector basis; 128 bytes of data are loaded into the device and then simultaneously programmed.

During a reprogram cycle, the address locations and 128 bytes of data are captured at microprocessor speed and internally

latched, freeing the address and data bus for other operations. Following the initiation of a program cycle, the device will automatically erase the sector and then program the latched data using an internal control timer. The end of a program cycle can be detected by  $\overline{DATA}$  polling of I/O7. Once the end of a program cycle has been detected, a new access for a read or program can begin.

#### Block Diagram



#### **Device Operation**

READ: The AT29LV010 is accessed like an EPROM. When  $\overline{CE}$  and  $\overline{OE}$  are low and  $\overline{WE}$  is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever  $\overline{CE}$  or  $\overline{OE}$  is high. This dual-line control gives designers flexibility in preventing bus contention.

SOFTWARE DATA PROTECTION PROGRAMMING: The AT29LV010 has 1024 individual sectors, each 128 bytes. Using the software data protection feature, byte loads are used to enter the 128 bytes of a sector to be programmed. The AT29LV010 can only be programmed or reprogrammed using the software data protection feature. The device is programmed on a sector basis. If a byte of data within the sector is to be changed, data for the entire 128-byte sector must be loaded into the device. The AT29LV010 automatically does a sector erase prior to loading the data into the sector. An erase command is not required.

Software data protection protects the device from inadvertent programming. A series of three program commands to specific addresses with specific data must be presented to the device before programming may occur. The same three program commands must begin each program operation. All software program commands must obey the sector program timing specifications. Power transitions will not reset the software data protec-

tion feature, however the software feature will guard against inadvertent program cycles during power transitions.

Any attempt to write to the device without the three-byte command sequence will start the internal write timers. No data will be written to the device; however, for the duration of twc, a read operation will effectively be a polling operation.

After the software data protection's three-byte command code is given, a byte load is performed by applying a low pulse on the  $\overline{WE}$  or  $\overline{CE}$  input with  $\overline{CE}$  or  $\overline{WE}$  low (respectively) and  $\overline{OE}$  high. The address is latched on the falling edge of  $\overline{CE}$  or  $\overline{WE}$ , whichever occurs last. The data is latched by the first rising edge of  $\overline{CE}$  or  $\overline{WE}$ .

The 128 bytes of data must be loaded into each sector. Any byte that is not loaded during the programming of its sector will be erased to read FFh. Once the bytes of a sector are loaded into the device, they are simultaneously programmed during the internal programming period. After the first data byte has been loaded into the device, successive bytes are entered in the same manner. Each new byte to be programmed must have its high to low transition on  $\overline{WE}$  (or  $\overline{CE}$ ) within 150  $\mu s$  of the low to high transition is not detected within 150  $\mu s$  of the last low to high transition, the load period will end and the internal program-

continued on next page

#### **Device Operation** (Continued)

ming period will start. A7 to A16 specify the sector address. The sector address must be valid during each high to low transition of  $\overline{WE}$  (or  $\overline{CE}$ ). A0 to A6 specify the byte address within the sector. The bytes may be loaded in any order; sequential loading is not required.

HARDWARE DATA PROTECTION: Hardware features protect against inadvertent programs to the AT29LV010 in the following ways: (a)  $V_{CC}$  sense— if  $V_{CC}$  is below 1.8 V (typical), the program function is inhibited. (b)  $V_{CC}$  power on delay— once  $V_{CC}$  has reached the  $V_{CC}$  sense level, the device will automatically time out 10 ms (typical) before programming. (c) Program inhibit— holding any one of  $\overline{OE}$  low,  $\overline{CE}$  high or  $\overline{WE}$  high inhibits program cycles. (d) Noise filter—pulses of less than 15 ns (typical) on the  $\overline{WE}$  or  $\overline{CE}$  inputs will not initiate a program cycle.

INPUT LEVELS: While operating with a 3.3 V  $\pm 10\%$  power supply, the address inputs and control inputs ( $\overline{OE}$ ,  $\overline{CE}$  and  $\overline{WE}$ ) may be driven from 0 to 5.5 V without adversely affecting the operation of the device. The I/O lines can only be driven from 0 to 3.6 volts.

PRODUCT IDENTIFICATION: The product identification mode identifies the device and manufacturer as Atmel. It may be accessed by hardware or software operation. The hardware operation mode can be used by an external programmer to identify the correct programming algorithm for the Atmel product. In addition, users may wish to use the software product identifica-

tion mode to identify the part (i.e. using the device code), and have the system software use the appropriate sector size for program operations. In this manner, the user can have a common board design for 256K to 4-megabit densities and, with each density's sector size in a memory map, have the system software apply the appropriate sector size.

For details, see Operating Modes (for hardware operation) or Software Product Identification. The manufacturer and device code is the same for both modes.

DATA POLLING: The AT29LV010 features DATA polling to indicate the end of a program cycle. During a program cycle an attempted read of the last byte loaded will result in the complement of the loaded data on I/O7. Once the program cycle has been completed, true data is valid on all outputs and the next cycle may begin. DATA polling may begin at any time during the program cycle.

TOGGLE BIT: In addition to DATA polling the AT29LV010 provides another method for determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the program cycle has completed, I/O6 will stop toggling and valid data will be read. Examining the toggle bit may begin at any time during a program cycle.

OPTIONAL CHIP ERASE MODES: The entire device may be erased by either using a six-byte software code or high voltage. For details, please contact Atmel.

## **Absolute Maximum Ratings\***

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
All Input Voltages (including N.C. Pins) with Respect to Ground0.6 V to +6.25 V
All Output Voltages with Respect to Ground0.6 V to V <sub>CC</sub> +0.6 V
Voltage on A9 (including N.C. Pins) with Respect to Ground0.6 V to +13.5 V

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **Pin Capacitance** $(f = 1 \text{ MHz}, T = 25^{\circ}\text{C})^{(1)}$

	Тур	Max	Units	Conditions
Cin	4	6	pF	Vin = 0 V
Cout	8	. 12	pF	Vout = 0 V

Note: 1. These parameters are characterized and not 100% tested.





## D.C. and A.C. Operating Range

		AT29LV010-20	AT29LV010-25
Operating	Com.	0°C - 70°C	0°C - 70°C
Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C
Vcc Power Supply		$3.3~V \pm 0.3~V$	$3.3~\text{V}\pm0.3~\text{V}$

## **Operating Modes**

Mode	CE	ŌĒ	WE	Ai	I/O
Read	VIL	ViL	ViH	Ai	Dout
Program <sup>(2)</sup>	VIL	VIH	VIL	Ai	DIN
Standby/Write Inhibit	VIH	X <sup>(1)</sup>	Χ	Χ	High Z
Program Inhibit	Χ	Χ	ViH		
Program Inhibit	Х	ViL	Х		
Output Disable	Χ	ViH	X		High Z
Product Identification					
Haraksana	Mo	Mari	V.	A1-A16 = $V_{IL}$ , A9 = $V_{H}$ (3), A0 = $V_{IL}$	Manufacturer Code <sup>(4)</sup>
Hardware	VIL	VIL	VIH	A1-A16 = $V_{IL}$ , A9 = $V_{H}$ (3), A0 = $V_{IH}$	Device Code <sup>(4)</sup>
Software <sup>(5)</sup>				A0 = VIL	Manufacturer Code <sup>(4)</sup>
Soliware				A0 = V <sub>IH</sub>	Device Code <sup>(4)</sup>

Notes: 1. X can be  $V_{IL}$  or  $V_{IH}$ .

2. Refer to A.C. Programming Waveforms.

3.  $V_H = 12.0 \text{ V} \pm 0.5 \text{ V}$ .

4. Manufacturer Code: 1F, Device Code: 35.

5. See details under Software Product Identification Entry/Exit.


## **D.C. Characteristics**

Symbol	Parameter	Condition		Min	Max	Units
ILI	Input Load Current	V <sub>IN</sub> = 0 V to V <sub>CC</sub>			1	μΑ
llo	Output Leakage Current	$V_{I/O} = 0 V \text{ to } V_{CC}$			1	μΑ
lan.	Vac Standby Current CMOS	$\overline{CE} = V_{CC} - 0.3 \text{ V to } V_{CC}$	Com.		20	μΑ
ISB1	Vcc Standby Current CMOS	CE = VCC - 0.3 V 10 VCC	Ind.		50	μΑ
ISB2	Vcc Standby Current TTL	CE = 2.0 V to Vcc			1	mA
Icc	Vcc Active Current	f = 5 MHz; IouT = 0 mA; V	$V_{CC} = 3.6 \text{ V}$		15	mA
VIL	Input Low Voltage			:	0.6	V
V <sub>IH</sub>	Input High Voltage			2.0		V
VoL	Output Low Voltage	I <sub>OL</sub> = 1.6 mA; V <sub>CC</sub> = 3.0 V	1		.45	V
Vон	Output High Voltage	$I_{OH} = -100  \mu A$ ; $V_{CC} = 3.0$	V	2.4		V

#### A.C. Read Characteristics

		AT29L	AT29LV010-20		AT29LV010-25	
Symbol	Parameter	Min	Max	Min	Max	Units
tacc	Address to Output Delay		200		250	ns
tce (1)	CE to Output Delay		200		250	ns
toe (2)	OE to Output Delay	0	100	0	120	ns
t <sub>DF</sub> (3,4)	CE or OE to Output Float	0	50	0	60	ns
tон	Output Hold from OE, CE or Address, whichever occurred first	0		0		ns


#### A.C. Read Waveforms



#### Notes

- 1.  $\overline{\text{CE}}$  may be delayed up to  $t_{ACC}$   $t_{CE}$  after the address transition without impact on  $t_{ACC}$ .
- OE may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of CE without impact on t<sub>CE</sub> or by t<sub>ACC</sub> - t<sub>OE</sub> after an address change without impact on t<sub>ACC</sub>.
- 3.  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$  whichever occurs first  $(C_L = 5pF)$ .
- 4. This parameter is characterized and is not 100% tested.

# Input Test Waveforms and Measurement Level



#### **Output Test Load**






## A.C. Byte Load Characteristics


Symbol	Parameter	Min	Max	Units
tas, toes	Address, OE Set-up Time	10		ns
tah	Address Hold Time	100		ns
tcs	Chip Select Set-up Time	0		ns
tch	Chip Select Hold Time	0		ns
twp	Write Pulse Width (WE or CE)	200		ns
tos	Data Set-up Time	100		ns
tDH,tOEH	Data, OE Hold Time	10		ns
twph	Write Pulse Width High	200		ns

# A.C. Byte Load Waveforms (1,2)

#### **WE Controlled**



#### **CE** Controlled




#### Notes:

- 1. The software data protection commands must be applied prior to byte loads.
- A complete sector (128 bytes) should be loaded using these waveforms as shown in the Software Protected Byte Load waveforms (see previous page).

## **Program Cycle Characteristics**

Symbol	Parameter	Min	Max	Units
twc	Write Cycle Time		20	ms
tas	Address Set-up Time	10		ns
tah	Address Hold Time	100		ns
tos	Data Set-up Time	100		ns
tрн	Data Hold Time	10		ns
twp	Write Pulse Width	200		ns
tBLC	Byte Load Cycle Time		150	μs
twpH	Write Pulse Width High	200		ns


## **Software Protected Program Waveform**



#### Notes:

- 1.  $\overline{OE}$  must be high when  $\overline{WE}$  and  $\overline{CE}$  are both low.
- A7 through A16 must specify the sector address during each high to low transition of WE (or CE) after the software code has been entered.
- 3. All bytes that are not loaded within the sector being programmed will be erased to FF.

# **Programming Algorithm** (1)



Notes for software program code:

- 1. Data Format: I/O7-I/O0 (Hex);
- Address Format: A14-A0 (Hex).
- 2. Data Protect state will be re-activated at end of program cycle.
- 3. 128 bytes of data MUST BE loaded.






# Data Polling Characteristics(1)

Symbol	Parameter	Min	Тур	Max	Units
tрн	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toe	OE to Output Delay <sup>(2)</sup>				ns
twn	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See toE spec in A.C. Read Characteristics.

## **Data Polling Waveforms**




## Toggle Bit Characteristics(1)

Symbol	Parameter	Min	Тур	Max	Units
tрн	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toe	OE to Output Delay <sup>(2)</sup>				ns
toehp	OE High Pulse	150			ns
twR	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See toE spec in A.C. Read Characteristics.


# Toggle Bit Waveforms (1,3)



#### Notes:

- 1. Toggling either  $\overline{OE}$  or  $\overline{CE}$  or both  $\overline{OE}$  and  $\overline{CE}$  will operate toggle bit.
- 2. Beginning and ending state of I/O6 will vary.
- 3. Any address location may be used but the address should not vary.


# Software Product Identification Entry (1)



Notes for software product identification:

- Data Format: I/O7 I/O0 (Hex);
   Address Format: A14 A0 (Hex).
- A1 A16 = V<sub>IL</sub>.
   Manufacture Code is read for A0 = V<sub>IL</sub>;
   Device Code is read for A0 = V<sub>IH</sub>.
- 3. The device does not remain in identification mode if powered down.
- 4. The device returns to standard operation mode.
- 5. Manufacturer Code: 1F Device Code: 35

# Software Product Identification Exit





## **Ordering Information**

tacc (ns)			Ordering Code	Package	Operation Range
200	15	0.02	AT29LV010-20DC AT29LV010-20JC AT29LV010-20PC AT29LV010-20TC	32D6 32J 32P6 32T	Commercial (0° to 70°C)
	AT29		AT29LV010-20DI AT29LV010-20JI AT29LV010-20PI	32D6 32J 32P6	Industrial (-40° to 85°C)
250	15	0.02	AT29LV010-25DC AT29LV010-25JC AT29LV010-25PC AT29LV010-25TC	32D6 32J 32P6 32T	Commercial (0° to 70°C)
	15 0.05 AT29LV010-25TC AT29LV010-25DI AT29LV010-25JI AT29LV010-25PI		AT29LV010-25JI	32D6 32J 32P6	Industrial (-40° to 85°C)

	Package Type					
32D6	32 Lead, 0.600" Wide, Non-Windowed, Ceramic Dual Inline Package (Cerdip)					
32J	32 Lead, Plastic J-Leaded Chip Carrier (PLCC)					
32P6	32 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)					
32T	32T 32 Lead, Thin Small Outline Package (TSOP)					

#### **Features**

- Single 3.3 V  $\pm$  10% Supply
- Three-Volt-Only Read and Write Operation
- Software Protected Programming
- Fast Read Access Time 250 ns
- Low Power Dissipation

15 mA Active Current

50 μA CMOS Standby Current

Sector Program Operation

Single Cycle Reprogram (Erase and Program) 512 Sectors (128 words/sector)

Internal Address and Data Latches for 128 Words

- Fast Sector Program Cycle Time 20 ms
- **Internal Program Control and Timer**
- **DATA Polling for End of Program Detection**
- High Reliability CMOS Technology 1000 Program Cycles per Sector 10-Year Data Retention
- **CMOS and TTL Compatible Inputs and Outputs**
- **Commercial and Industrial Temperature Ranges**

#### Description

The AT29LV1024 is a three-volt-only in-system Flash Programmable and Erasable Read Only Memory (PEROM). Its one megabit of memory is organized as 65,536 words by 16 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 200 ns with power dissipation of just 54 mW. When the device is deselected, the CMOS standby current is less than 50 µA.

To allow for simple in-system reprogrammability, the AT29LV1024 does not require high input voltages for programming. Three-volt-only commands determine the operation of the device. Reading data out of the device is similar to reading from an EPROM. Reprogramming continued on next page

## Pin Configurations

Pin Name	Function
A0 - A15	Addresses
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
1/00 - 1/015	Data Inputs/Outputs
NC	No Connect

PLCC and LCC Top View I/O13 I/O15 NC VCC NC A14 I/O14 CE NC WE A15

NC WE A15

44 42 40

1 43 41 39 413

77 411

36 410

35 49

34 GND

32 48

31 47

23 25 27 29 45

24 28 28 I/O12 } I/O11 } I/O10 } I/O9 } 1/09 1/08 GND NC I/O7 7 19 21 23 25 2 18 20 22 24 26 28 1/02 1/00 NC A1 A3 1/03 1/01 OE A0 A2 A4

**TSOP Top View** Type 1

48 47 B OE 00
44 45 B O3 O4
42 41 B DC O5
48 39 B O6 O7
36 35 B O6 O1
32 31 B O12 O11
30 29 B O14 O13
28 27 D CE O15
26 25 D NC NC

1 Megabit  $(64K \times 16)$ 3-Volt Only **CMOS Flash PEROM** 

# **Preliminary**




#### **Description** (Continued)

the AT29LV1024 is performed on a sector basis; 128 words of data are loaded into the device and then simultaneously programmed.

During a reprogram cycle, the address locations and 128 words of data are internally latched, freeing the address and data bus for other operations. Following the initiation of a program cycle, the device will automatically erase the sector and then program the latched data using an internal control timer. The end of a program cycle can be detected by  $\overline{DATA}$  polling of I/O7 or I/O15. Once the end of a program cycle has been detected, a new access for a read or program can begin.

#### **Block Diagram**



#### **Device Operation**

READ: The AT29LV1024 is accessed like an EPROM. When  $\overline{CE}$  and  $\overline{OE}$  are low and  $\overline{WE}$  is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever  $\overline{CE}$  or  $\overline{OE}$  is high. This dual-line control gives designers flexibility in preventing bus contention.

SOFTWARE DATA PROTECTION PROGRAMMING: The AT29LV1024 has 512 individual sectors, each 128 words. Using the software data protection feature, word loads are used to enter the 128 words of a sector to be programmed. The AT29LV1024 can only be programmed or reprogrammed using the software data protection feature. The device is programmed on a sector basis. If a word of data within the sector is to be changed, data for the entire 128-word sector must be loaded into the device. The AT29LV1024 automatically does a sector erase prior to loading the data into the sector. An erase command is not required.

Software data protection protects the device from inadvertent programming. A series of three program commands to specific addresses with specific data must be presented to the device before programming may occur. The same three program commands must begin each program operation. All software program commands must obey the sector program timing specifications. Power transitions will not reset the software data protection feature, however the software feature will guard against inadvertent program cycles during power transitions.

Any attempt to write to the device without the three-word command sequence will start the internal write timers. No data will be written to the device; however, for the duration of twc, a read operation will effectively be a polling operation.

After the software data protection's three-word command code is given, a word load is performed by applying a low pulse on the  $\overline{WE}$  or  $\overline{CE}$  input with  $\overline{CE}$  or  $\overline{WE}$  low (respectively) and  $\overline{OE}$  high. The address is latched on the falling edge of  $\overline{CE}$  or  $\overline{WE}$ , whichever occurs last. The data is latched by the first rising edge of  $\overline{CE}$  or  $\overline{WE}$ .

The 128 words of data must be loaded into each sector. Any word that is not loaded during the programming of its sector will be erased to read FFFFh. Once the words of a sector are loaded into the device, they are simultaneously programmed during the internal programming period. After the first data word has been loaded into the device, successive words are entered in the same manner. Each new word to be programmed must have its high to low transition on WE (or CE) within 150 µs of the low to high transition of WE (or CE) of the preceding word. If a high to low transition is not detected within 150 µs of the last low to high transition, the load period will end and the internal programming period will start. A7 to A15 specify the sector address. The sector address must be valid during each high to low transition of WE (or CE). A0 to A6 specify the word address within the sector. The words may be loaded in any order; sequential loading is not required.

continued on next page

#### **Device Operation** (Continued)

HARDWARE DATA PROTECTION: Hardware features protect against inadvertent programs to the AT29LV1024 in the following ways: (a)  $V_{CC}$  sense— if  $V_{CC}$  is below 1.8 V (typical), the program function is inhibited. (b)  $V_{CC}$  power on delay— once  $V_{CC}$  has reached the  $V_{CC}$  sense level, the device will automatically time out 10 ms (typical) before programming. (c) Program inhibit— holding any one of  $\overline{OE}$  low,  $\overline{CE}$  high or  $\overline{WE}$  high inhibits program cycles. (d) Noise filter—pulses of less than 15 ns (typical) on the  $\overline{WE}$  or  $\overline{CE}$  inputs will not initiate a program cycle.

PRODUCT IDENTIFICATION: The product identification mode identifies the device and manufacturer as Atmel. It may be accessed by hardware or software operation. The hardware operation mode can be used by an external programmer to identify the correct programming algorithm for the Atmel product. In addition, users may wish to use the software product identification mode to identify the part (i.e. using the device code), and have the system software use the appropriate sector size for program operations. In this manner, the user can have a common board design for various Flash densities and, with each density's sector size in a memory map, have the system software apply the appropriate sector size.

For details, see Operating Modes (for hardware operation) or Software Product Identification. The manufacturer and device code is the same for both modes.

DATA POLLING: The AT29LV1024 features DATA polling to indicate the end of a program cycle. During a program cycle an attempted read of the last word loaded will result in the complement of the loaded data on I/O7 and I/O15. Once the program cycle has been completed, true data is valid on all outputs and the next cycle may begin. DATA polling may begin at any time during the program cycle.

TOGGLE BIT: In addition to DATA polling the AT29LV1024 provides another method for determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the device will result in I/O6 and I/O14 toggling between one and zero. Once the program cycle has completed, I/O6 and I/O14 will stop toggling and valid data will be read. Examining the toggle bit may begin at any time during a program cycle.

OPTIONAL CHIP ERASE MODES: The entire device may be erased by either using a six-word software code or high voltage. For details, please contact Atmel.

#### **Absolute Maximum Ratings\***

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
All Input Voltages (including N.C. Pins) with Respect to Ground0.6 V to +6.25 V
All Output Voltages with Respect to Ground0.6 V to Vcc +0.6 V
Voltage on $\overline{\text{OE}}$ with Respect to Ground0.6 V to +13.5 V

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **Pin Capacitance** $(f = 1 \text{ MHz}, T = 25^{\circ}\text{C})^{(1)}$

	Тур	Max	Units	Conditions
CIN	4	6	pF	VIN = 0 V
Cout	8	12	pF	Vout = 0 V

Note: 1. This parameter is characterized and is not 100% tested.





## D.C. and A.C. Operating Range

		AT29LV1024-20	AT29LV1024-25
	Com.	0°C - 70°C	0°C - 70°C
Operating Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C
remperature (Case)	Mil.		-55°C - 125°C
Vcc Power Supply		3.3 V ± 0.3 V	3.3 V ± 0.3 V

## **Operating Modes**

Mode	CE	ŌĒ	WE	Ai	I/O
Read	VIL	VIL	ViH	Ai	Dout
Program <sup>(2)</sup>	VIL	VIH	VIL	Ai	Din
Standby/Write Inhibit	ViH	X <sup>(1)</sup>	Х	X	High Z
Program Inhibit	Χ	Х	Vıн		
Program Inhibit	Χ	VIL	Х		
Output Disable	Х	VIH	Х		High Z
Product Identification					
Hardware	V.,	V.		A1-A15 = V <sub>IL</sub> , A9 = V <sub>H</sub> , <sup>(3)</sup> A0 = V <sub>IL</sub>	Manufacturer Code <sup>(4)</sup>
Haruware	VIL	VIL	ViH	A1-A15 = V <sub>IL</sub> , A9 = V <sub>H</sub> , <sup>(3)</sup> A0 = V <sub>IH</sub>	Device Code <sup>(4)</sup>
Software <sup>(5)</sup>				A0 = VIL	Manufacturer Code <sup>(4)</sup>
Sulfware.				A0 = V <sub>IH</sub>	Device Code <sup>(4)</sup>

Notes: 1. X can be  $V_{IL}$  or  $V_{IH}$ .

2. Refer to A.C. Programming Waveforms.

3.  $V_H = 12.0 \text{ V} \pm 0.5 \text{ V}$ .

4. Manufacturer Code: 1F, Device Code: 26

5. See details under Software Product Identification Entry/Exit.


## **D.C. Characteristics**

Symbol	Parameter	Condition		Min	Max	Units
ILI	Input Load Current	Vin = 0 V to Vcc			1	μΑ
ILO	Output Leakage Current	V <sub>I/O</sub> = 0 V to V <sub>C</sub> C			1	μΑ
lan.	Van Standby Current CNOS	CE = Vcc - 0.3V to Vcc	Com.		50	μΑ
ISB1	Vcc Standby Current CMOS	CE = VCC - 0.3V to VCC	Ind., Mil.		100	μΑ
ISB2	Vcc Standby Current TTL	CE = 2.0 V to Vcc			1	mA
Icc	Vcc Active Current	f = 5 MHz; lout = 0 mA			15	mA
VIL	Input Low Voltage				0.6	٧
ViH	Input High Voltage			2.0		٧
Vol	Output Low Voltage	lo <sub>L</sub> = 2.1 mA			.45	٧
VoH1	Output High Voltage	Іон = -400 μΑ		2.4		٧
VOH2	Output High Voltage CMOS	IOH = -100 μA; Vcc = 4.5 V	,	4.2		٧

#### A.C. Read Characteristics

		AT29LV1024-20		AT29LV1024-25			
Symbol	Parameter	Min	Max	Min	Max	Units	
tacc	Address to Output Delay		200		250	ns	
tce (1)	CE to Output Delay		200		250	ns	
toE (2)	OE to Output Delay	0	100	0	120	ns	
t <sub>DF</sub> (3,4)	CE or OE to Output Float	0	50	0	60	ns	
tон	Output Hold from OE, CE or Address, whichever occurred first	0		0		ns	


#### A.C. Read Waveforms



#### Notes:

- 1.  $\overline{\text{CE}}$  may be delayed up to  $t_{\text{ACC}}$   $t_{\text{CE}}$  after the address transition without impact on  $t_{\text{ACC}}$ .
- OE may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of CE without impact on t<sub>CE</sub> or by t<sub>ACC</sub> - t<sub>OE</sub> after an address change without impact on t<sub>ACC</sub>.
- 3.  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$  whichever occurs first (CL = 5pF).
- 4. This parameter is characterized and is not 100% tested.

# Input Test Waveforms and Measurement Level



## **Output Test Load**







#### A.C. Word Load Characteristics

Symbol	Parameter	Min	Max	Units
tas, toes	Address, OE Set-up Time	0		ns
tah	Address Hold Time	100		ns
tcs	Chip Select Set-up Time	0		ns
tch	Chip Select Hold Time	0		ns
twp	Write Pulse Width (WE or CE)	200		ns
tos	Data Set-up Time	100		ns
tDH,tOEH	Data, OE Hold Time	0		ns
twph	Write Pulse Width High	200		ns

## A.C. Word Load Waveforms- WE Controlled




## A.C. Word Load Waveforms- CE Controlled



## **Program Cycle Characteristics**

Symbol	Parameter	Min	Max	Units
twc	Write Cycle Time		20	ms
tas	Address Set-up Time	0		ns
tah	Address Hold Time	100		ns
tos	Data Set-up Time	100		ns
tрн	Data Hold Time	0		ns
twp	Write Pulse Width	200		ns
twLC	Word Load Cycle Time		150	μs
twpH	Write Pulse Width High	200		ns


## **Software Protected Program Waveform**



Notes: 1. A7 through A15 must specify the same page address during each high to low transition of WE (or CE) after the software code has been entered.

- 2.  $\overline{OE}$  must be high when  $\overline{WE}$  and  $\overline{CE}$  are both low.
- 3. All words that are not loaded within the sector being programmed will be erased to FF.

## Programming Algorithm (1)



Notes for software program code:

- 1. Data Format: I/O7–I/O0 (Hex); Address Format: A14–A0 (Hex).
- 2. Data Protect state will be re-activated at end of program cycle.
- 3. 128 words of data MUST BE loaded.






## Data Polling Characteristics(1)

Symbol	Parameter	Min	Тур	Max	Units
tон	Data Hold Time	0			ns
toeh	OE Hold Time	0			ns
toe	OE to Output Delay <sup>(2)</sup>	-			ns
twn	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See toE spec in A.C. Read Characteristics.

## **Data Polling Waveforms**




## Toggle Bit Characteristics(1)

Symbol	Parameter	Min	Тур	Max	Units
tон	Data Hold Time	10			ns
toen	OE Hold Time	10			ns
toe	OE to Output Delay <sup>(2)</sup>				ns
<b>t</b> OEHP	OE High Pulse	150			ns
twn	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See toE spec in A.C. Read Characteristics.


## **Toggle Bit Waveforms**



#### Notes:

- 1. Toggling either  $\overline{OE}$  or  $\overline{CE}$  or both  $\overline{OE}$  and  $\overline{CE}$  will operate toggle bit.
- 2. Beginning and ending state of I/O6 and I/O14 may vary.
- 3. Any address location may be used but the address should not vary.

# Software Product Identification Entry (1)




Notes for software product identification:

- Data Format: I/O15 I/O0 (Hex); Address Format: A14 - A0 (Hex).
   A1 - A15 = V<sub>IL</sub>.
- Manufacture Code is read for A0 = V<sub>II.</sub>;

  Device Code is read for A0 = V<sub>III</sub>.
- The device does not remain in identification mode if powered down.
- 4. The device returns to standard operation mode.
- 5. Manufacturer Code: 1F Device Code: 26

# Software Product Identification Exit





# **Ordering Information**

tacc (ns)	Icc Active	(mA) Standby	Ordering Code	Package	Operation Range
200	15	0.05	AT29LV1024-20JC AT29LV1024-20LC AT29LV1024-20TC	44J 44L 48T	Commercial (0° to 70°C)
200	15	0.10	AT29LV1024-20JI AT29LV1024-20LI AT29LV1024-20TI	44J 44L 48T	Industrial (-40° to 85°C)
250	15	0.05	AT29LV1024-25JC AT29LV1024-25LC AT29LV1024-25TC	44J 44L 48T	Commercial (0° to 70°C)
250	15	0.10	AT29LV1024-25JI AT29LV1024-25LI AT29LV1024-25TI	44J 44L 48T	Industrial (-40° to 85°C)

	Package Type				
44J	44 Lead, Plastic J-Leaded Chip Carrier (PLCC)				
44L	44L 44 Lead, Non-Windowed, Ceramic Leadless Chip Carrier (LCC)				
48T	48T 48 Lead, Thin Small Outline Package (TSOP)				

#### **Features**

- Single 3.3 V  $\pm$  10% Supply
- Three-Volt-Only Read and Write Operation
- Software Protected Programming
- Fast Read Access Time 250 ns
- Low Power Dissipation

15 mA Active Current

20 μA CMOS Standby Current

Sector Program Operation

Single Cycle Reprogram (Erase and Program) 1024 Sectors (256 bytes/sector)

Internal Address and Data Latches for 256 Bytes

- 2 16KB Boot Blocks with Lockout
- Fast Sector Program Cycle Time 20 ms
- Internal Program Control and Timer
- DATA Polling for End of Program Detection
- High Reliability CMOS Technology 1000 Program Cycles per Sector 10-Year Data Retention
- CMOS and TTL Compatible Inputs and Outputs
- Commercial and Industrial Temperature Ranges

#### Description

The AT29LV020 is a three-volt-only in-system Flash Programmable and Erasable Read Only Memory (PEROM). Its two megabit of memory is organized as 262,144 bytes by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 250 ns with power dissipation of just 54 mW over the commercial temperature range. When the device is deselected, the CMOS standby current is less than 20  $\mu A$ .

To allow for simple in-system reprogrammability, the AT29LV020 does not require high input voltages for programming. Five-volt-only commands determine the operation of the device.

continued on next page

#### **Pin Configurations**

Pin Name	Function
A0 - A17	Addresses
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
1/00 - 1/07	Data Inputs/Outputs
NC	No Connect



			~ ~			
	١		$\sim$		1	
NC	þ	1		32	Þ	Vcc
A16	d	2		31	Þ	WE
A15	þ	2 3 4		30	b	A17
A12	d	4		29	Ь	A14
A7	þ	5		28	Þ	A13
A6	d	6		27	Ь	8A
A5	Ь	7		26	Ь	A9
A4	d	8		25	Ь	A11
A3	d	9		24	Ь	ŌĒ
A2	d	10		23	Ь	A10
A1	d	11		22	Ь	CE
AO	d	12		21	Ь	1/07
1/00	d	13		20	ь	1/06
1/01	d	14		19	Ь	1/05
1/02	d	15		18		1/04
GND	þ	16		17	þ	1/03

TSOP Top View

#### Type 1

. 71	JC 1
A11 = 0 1 .	32 P OE
A8 A9 3 2	32 30 31 A10 OE CE
A14 A13 A 5	28 29 1/07 1/06
WE A17 ☐ 6 7	26 27 1/05 1/04
NC VCC B 9	25 □ 1/03
A16 🗆 10	24 23 1/O2 GND
A15 A12 4 12 11	22 21 VO0 VO1
A7 A6 14 13	20 19 A1 A0
A5 A4 = 16 15	18 <sub>17</sub> A <sub>3</sub> A <sub>2</sub>

2 Megabit (256K x 8) 3-Volt Only CMOS Flash PEROM

# **Preliminary**




#### **Description** (Continued)

Reading data out of the device is similar to reading from an EPROM. Reprogramming the AT29LV020 is performed on a sector basis; 256 bytes of data are loaded into the device and then simultaneously programmed.

During a reprogram cycle, the address locations and 256 bytes of data are captured at microprocessor speed and internally latched, freeing the address and data bus for other operations.

Following the initiation of a program cycle, the device will automatically erase the sector and then program the latched data using an internal control timer. The end of a program cycle can be detected by DATA polling of I/O7. Once the end of a program cycle has been detected, a new access for a read or program can begin.

#### **Block Diagram**



#### **Device Operation**

READ: The AT29LV020 is accessed like an EPROM. When  $\overline{CE}$  and  $\overline{OE}$  are low and  $\overline{WE}$  is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever  $\overline{CE}$  or  $\overline{OE}$  is high. This dual-line control gives designers flexibility in preventing bus contention.

SOFTWARE DATA PROTECTION PROGRAMMING: The AT29LV020 has 1024 individual sectors, each 256 bytes. Using the software data protection feature, byte loads are used to enter the 256 bytes of a sector to be programmed. The AT29LV020 can only be programmed or reprogrammed using the software data protection feature. The device is programmed on a sector basis. If a byte of data within the sector is to be changed, data for the entire 256-byte sector must be loaded into the device. The AT29LV020 automatically does a sector erase prior to loading the data into the sector. An erase command is not required.

Software data protection protects the device from inadvertent programming. A series of three program commands to specific addresses with specific data must be presented to the device before programming may occur. The same three program commands must begin each program operation. All software program commands must obey the sector program timing specifications. Power transitions will not reset the software data protection feature, however the software feature will guard against inadvertent program cycles during power transitions.

Any attempt to write to the device without the three-byte command sequence will start the internal write timers. No data will be written to the device; however, for the duration of twc, a read operation will effectively be a polling operation. After the software data protection's three-byte command code is given, a byte load is performed by applying a low pulse on the  $\overline{WE}$  or  $\overline{CE}$  input with  $\overline{CE}$  or  $\overline{WE}$  low (respectively) and  $\overline{OE}$  high. The address is latched on the falling edge of  $\overline{CE}$  or  $\overline{WE}$ , whichever occurs last. The data is latched by the first rising edge of  $\overline{CE}$  or  $\overline{WE}$ .

The 256 bytes of data must be loaded into each sector. Any byte that is not loaded during the programming of its sector will be erased to read FFh. Once the bytes of a sector are loaded into the device, they are simultaneously programmed during the internal programming period. After the first data byte has been loaded into the device, successive bytes are entered in the same manner. Each new byte to be programmed must have its high to low transition on  $\overline{WE}$  (or  $\overline{CE}$ ) within 150 µs of the low to high transition of WE (or CE) of the preceding byte. If a high to low transition is not detected within 150 µs of the last low to high transition, the load period will end and the internal programming period will start. A8 to A17 specify the sector address. The sector address must be valid during each high to low transition of  $\overline{WE}$  (or  $\overline{CE}$ ). A0 to A7 specify the byte address within the sector. The bytes may be loaded in any order; sequential loading is not required.

HARDWARE DATA PROTECTION: Hardware features protect against inadvertent programs to the AT29LV020 in the following ways: (a) V<sub>CC</sub> sense— if V<sub>CC</sub> is below 1.8 V (typical), the program function is inhibited. (b) V<sub>CC</sub> power on delay— once V<sub>CC</sub> has reached the V<sub>CC</sub> sense level, the device will automatically time out 10 ms (typical) before programming. (c) Program inhibit— holding any one of  $\overline{OE}$  low,  $\overline{CE}$ 

continued on next page

#### **Device Operation** (Continued)

high or  $\overline{WE}$  high inhibits program cycles. (d) Noise filter—pulses of less than 15 ns (typical) on the  $\overline{WE}$  or  $\overline{CE}$  inputs will not initiate a program cycle.

INPUT LEVELS: While operating with a 3.3 V  $\pm 10\%$  power supply, the address inputs and control inputs  $(\overline{OE}, \overline{CE} \text{ and } \overline{WE})$  may be driven from 0 to 5.5 V without adversely affecting the operation of the device. The I/O lines can be driven from 0 to 3.6 volts.

PRODUCT IDENTIFICATION: The product identification mode identifies the device and manufacturer as Atmel. It may be accessed by hardware or software operation. The hardware operation mode can be used by an external programmer to identify the correct programming algorithm for the Atmel product. In addition, users may wish to use the software product identification mode to identify the part (i.e. using the device code), and have the system software use the appropriate sector size for program operations. In this manner, the user can have a common board design for 256K to 4-megabit densities and, with each density's sector size in a memory map, have the system software apply the appropriate sector size.

For details, see Operating Modes (for hardware operation) or Software Product Identification. The manufacturer and device code is the same for both modes.

DATA POLLING: The AT29LV020 features DATA polling to indicate the end of a program cycle. During a program cycle an attempted read of the last byte loaded will result in the complement of the loaded data on I/O7. Once the program cycle has been completed, true data is valid on all outputs and the next cycle may begin. DATA polling may begin at any time during the program cycle.

TOGGLE BIT: In addition to DATA polling the AT29LV020 provides another method for determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the program cycle has completed, I/O6 will stop toggling and valid data will be read. Examining the toggle bit may begin at any time during a program cycle.

OPTIONAL CHIP ERASE MODES: The entire device may be erased by either using a six-byte software code or high voltage. For details, please contact Atmel.

BOOT BLOCK PROGRAMMING LOCKOUT: The AT29LV020 has two designated memory blocks that have a programming lockout feature. This feature prevents programming of data in the designated block once the feature has been enabled. Each of these blocks consists of 16K bytes; the programming lockout feature can be set independently for either block. While the lockout feature does not have to be activated, it can be activated for either or both blocks.

These two 16K memory sections are referred to as *boot blocks*. Secure code which will bring up a system can be contained in a boot block. The AT29LV020 blocks are located in the first 16K bytes of memory and the last 16K bytes of memory. The boot block programming lockout feature can therefore support systems that boot from the lower addresses of memory or the higher addresses. Once the programming lockout feature has been activated, the data in that block can no longer be erased or programmed; data in other memory locations can still be changed through the regular programming methods. To activate the lockout feature, a series of seven program commands to specific addresses with specific data must be performed. Please see Boot Block Lockout Feature Enable Algorithm.

If the boot block lockout feature has been activated on either block, the chip erase function will be disabled.

BOOT BLOCK LOCKOUT DETECTION: A software method is available to determine whether programming of either boot block section is locked out. See Software Product Identification Entry and Exit sections. When the device is in the software product identification mode, a read from location 00002H will show if programming the lower address boot block is locked out while reading location 1FFFFH will do so for the upper boot block. If the data is FF, the program lockout feature has been activated and the corresponding block cannot be programmed. The software product identification exit mode should be used to return to standard operation.

## **Absolute Maximum Ratings\***

Temperature Under Bias55°C to +125°	,c
Storage Temperature65°C to +150°	,C
All Input Voltages (including N.C. Pins) with Respect to Ground0.6 V to +6.25	٧
All Output Voltages with Respect to Ground0.6 V to Vcc +0.6	V
Voltage on A9 (including N.C. Pins) with Respect to Ground0.6 V to +13.5	V

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.

This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied.

Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





## **Pin Capacitance** $(f = 1 \text{ MHz}, T = 25^{\circ}\text{C})^{(1)}$

	Тур	Max	Units	Conditions
CIN	4	6	pF	Vin = 0 V
Соит	8	12	pF	Vout = 0 V

Note: 1. These parameters are characterized and not 100% tested.

## D.C. and A.C. Operating Range

		AT29LV020-20	AT29LV020-25
Operating	Com.	0°C - 70°C	0°C - 70°C
Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C
Vcc Power Supply		3.3 V ± 0.3 V	3.3 V ± 0.3 V

#### **Operating Modes**

Mode	CE	ŌĒ	WE	Ai	I/O
Read	VIL	VIL	ViH	Ai	Dout
Program <sup>(2)</sup>	VIL	VIH	VIL	Ai	DIN
Standby/Write Inhibit	ViH	X <sup>(1)</sup>	Х	Χ	High Z
Program Inhibit	Х	Χ	ViH		
Program Inhibit	Х	VIL	Х		
Output Disable	Χ	ViH	Χ		High Z
Product Identification					
Llawhuara	<b>V</b> /	1/11	V	A1-A17 = V <sub>IL</sub> , A9 = V <sub>H</sub> <sup>(3)</sup> , A0 = V <sub>IL</sub>	Manufacturer Code <sup>(4)</sup>
Hardware	VIL	VIL	VIH	A1-A17 = V <sub>IL</sub> , A9 = V <sub>H</sub> <sup>(3)</sup> , A0 = V <sub>IH</sub>	Device Code <sup>(4)</sup>
Software <sup>(5)</sup>				A0 = VIL	Manufacturer Code <sup>(4)</sup>
Software."				A0 = VIH	Device Code <sup>(4)</sup>

Notes: 1. X can be  $V_{IL}$  or  $V_{IH}$ .

2. Refer to A.C. Programming Waveforms.

3.  $V_H = 12.0 \text{ V} \pm 0.5 \text{ V}.$ 

4. Manufacturer Code: 1F, Device Code: BA.

5. See details under Software Product Identification Entry/Exit.


## **D.C. Characteristics**

Symbol	Parameter	Condition		Min	Max	Units
ILI	Input Load Current	V <sub>IN</sub> = 0 V to V <sub>CC</sub>			1	μΑ
ILO	Output Leakage Current	$V_{I/O} = 0 V \text{ to } V_{CC}$			.1	μА
1	Va - Standby Comont CMCS	CE = Vcc - 0.3 V to Vcc	Com.		20	μΑ
ISB1	Vcc Standby Current CMOS	CE = VCC - 0.3 V to VCC	Ind.		50	μΑ
ISB2	Vcc Standby Current TTL	CE = 2.0 V to Vcc			1	mA
lcc	Vcc Active Current	f = 5 MHz; lout = 0 mA; V	cc = 3.6 V		15	mA
VIL	Input Low Voltage				0.6	٧
VIH	Input High Voltage			2.0		٧
Vol	Output Low Voltage	I <sub>OL</sub> = 1.6 mA; V <sub>CC</sub> = 3.0 V	•		.45	٧
Voн	Output High Voltage	$I_{OH} = -100  \mu A$ ; $V_{CC} = 3.0$	V	2.4		V

#### A.C. Read Characteristics

		AT29L	AT29LV020-20		AT29LV020-25		
Symbol	Parameter	Min	Max	Min	Max	Units	
tacc	Address to Output Delay		200		250	ns	
tce (1)	CE to Output Delay		200		250	ns	
toe (2)	OE to Output Delay	0	100	0	120	ns	
t <sub>DF</sub> (3,4)	CE or OE to Output Float	0	50	0	60	ns	
tон	Output Hold from OE, CE or Address, whichever occurred first	0		0	-	ns	


#### A.C. Read Waveforms



#### Notes:

- CE may be delayed up to t<sub>ACC</sub> t<sub>CE</sub> after the address transition without impact on t<sub>ACC</sub>.
- OE may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of CE without impact on t<sub>CE</sub> or by t<sub>ACC</sub> - t<sub>OE</sub> after an address change without impact on t<sub>ACC</sub>.
- 3.  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$  whichever occurs first (CL = 5pF).
- 4. This parameter is characterized and is not 100% tested.

# Input Test Waveforms and Measurement Level



## **Output Test Load**






## A.C. Byte Load Characteristics


Symbol	Parameter	Min	Max	Units
tas, toes	Address, OE Set-up Time	10		ns
tah	Address Hold Time	100		ns
tcs	Chip Select Set-up Time	0		ns
tсн	Chip Select Hold Time	0		ns
twp	Write Pulse Width (WE or CE)	200		ns
tos	Data Set-up Time	100		ns
tDH,tOEH	Data, OE Hold Time	10		ns
twph	Write Pulse Width High	200		ns

# A.C. Byte Load Waveforms (1,2)

#### **WE** Controlled



#### **CE** Controlled




#### Notes:

- 1. The software data protection commands must be applied prior to byte loads.
- A complete sector (256 bytes) should be loaded using these waveforms as shown in the Software Protected Byte Load waveforms (see previous page).

## **Program Cycle Characteristics**

Symbol	Parameter	Min	Max	Units
twc	Write Cycle Time		20	ms
tas	Address Set-up Time	10		ns
tan	Address Hold Time	100		ns
tos	Data Set-up Time	100		ns
tDH	Data Hold Time	10		ns
twp	Write Pulse Width	200		ns
tBLC	Byte Load Cycle Time		150	μs
twph	Write Pulse Width High	200		ns


## **Software Protected Program Waveform**



#### Notes:

- 1.  $\overline{OE}$  must be high when  $\overline{WE}$  and  $\overline{CE}$  are both low.
- A8 through A17 must specify the sector address during each high to low transition of WE (or CE) after the software code has been entered.
- All bytes that are not loaded within the sector being programmed will be erased to FF.

## Programming Algorithm (1)



Notes for software program code:

- 1. Data Format: I/O7-I/O0 (Hex); Address Format: A14-A0 (Hex).
- 2. Data Protect state will be re-activated at end of program cycle.
- 3. 256 bytes of data MUST BE loaded.






## Data Polling Characteristics(1)

Symbol	Parameter	Min	Тур	Max	Units
tDH	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toe	OE to Output Delay <sup>(2)</sup>				ns
twn	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See toE spec in A.C. Read Characteristics.

## **Data** Polling Waveforms




## Toggle Bit Characteristics(1)

Symbol	Parameter	Min	Тур	Max	Units
tDH	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toE	OE to Output Delay <sup>(2)</sup>				ns
toehp	OE High Pulse	150			ns
twr	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See toE spec in A.C. Read Characteristics.


## Toggle Bit Waveforms (1,3)



#### Notes:

- 1. Toggling either  $\overline{OE}$  or  $\overline{CE}$  or both  $\overline{OE}$  and  $\overline{CE}$  will operate toggle bit.
- 2. Beginning and ending state of I/O6 will vary.
- 3. Any address location may be used but the address should not vary.


# Software Product Identification Entry (1)




Notes for software product identification:

- Data Format: I/O7 I/O0 (Hex);
   Address Format: A14 A0 (Hex).
- A1 A17 = V<sub>IL</sub>.
   Manufacture Code is read for A0 = V<sub>IL</sub>;
   Device Code is read for A0 = V<sub>IH</sub>.
- 3. The device does not remain in identification mode if powered down.
- 4. The device returns to standard operation mode.
- Manufacturer Code: 1F Device Code: BA

# Software Product Identification Exit (1)



# **Boot Block Lockout Feature Enable Algorithm** (1)



Notes for boot block lockout feature enable:

- 1. Data Format: I/O7 I/O0 (Hex); Address Format: A14 - A0 (Hex).
- 2. Lockout feature set on lower address boot block.
- 3. Lockout feature set on higher address boot block.



## Ordering Information

tacc	Icc (mA)		Ordoring Codo	Dockers	Operation Dange
(ns)	Active	Standby	Ordering Code	Package	Operation Range
200	15	0.02	AT29LV020-20DC AT29LV020-20PC AT29LV020-20TC	32D6 32P6 32T	Commercial (0° to 70°C)
	15	0.05	AT29LV020-20DI AT29LV020-20PI	32D6 32P6	Industrial (-40° to 85°C)
250	15	0.02	AT29LV020-25DC AT29LV020-25PC AT29LV020-25TC	32D6 32P6 32T	Commercial (0° to 70°C)
	15	0.05	AT29LV020-25DI AT29LV020-25PI	32D6 32P6	Industrial (-40° to 85°C)

	Package Type					
32D6	32 Lead, 0.600" Wide, Non-Windowed, Ceramic Dual Inline Package (Cerdip)					
32P6	32 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)					
32T	32 Lead, Thin Small Outline Package (TSOP)					

#### **Features**

- Single 3.3 V ± 10% Supply
- Three-Volt-Only Read and Write Operation
- Software Protected Programming
- Fast Read Access Time 250 ns
- Low Power Dissipation

15 mA Active Current

20 μA CMOS Standby Current

Sector Program Operation

Single Cycle Reprogram (Erase and Program) 1024 Sectors (512 bytes/sector)

Internal Address and Data Latches for 512 Bytes

- 2 16 KB Boot Blocks with Lockout
- Fast Sector Program Cycle Time 20 ms Max.
- Internal Program Control and Timer
- DATA Polling for End of Program Detection
- High Reliability CMOS Technology
   1000 Program Cycles per Sector
   10-Year Data Retention
- CMOS and TTL Compatible Inputs and Outputs
- Commercial and Industrial Temperature Ranges

## Description

The AT29LV040 is a three-volt-only in-system Flash Programmable and Erasable Read Only Memory (PEROM). Its four megabit of memory is organized as 524,288 words by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 250 ns with power dissipation of just 54 mW over the commercial temperature range. When the device is deselected, the CMOS standby current is less than 20  $\mu A$ . The programming algorithm is identical to Atmel's 256K, 512K, and 1-megabit Flash PEROMs.

continued on next page

## **Pin Configurations**

Pin Name	Function
A0 - A18	Addresses
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
1/00 - 1/07	Data Inputs/Outputs
NC	No Connect

#### DIP Top View

			$\overline{}$		1	
A18		1		32	Ь	Vcc
A16		2		31		WE
A15		3		30	Þ	A17
A12		4		29	Þ	A14
Α7		5		28	þ	A13
A6		- 6		27	þ	A8
<b>A</b> 5		7		26	þ	A9
A4		8		25	þ	A11
АЗ	П	9		24	Þ	OE
A2		10		23	Þ	<u>A1</u> 0
A1		11		22	Þ	CE
A0		12		21	Þ	1/07
1/00		13		20	Þ	1/06
1/01		14		19	þ	1/05
1/02		15		18	Þ	1/04
GND		16		17	Þ	1/03

TSOP Top View

#### Type 1

NC	NC	Ę	$\overline{\circ}$	1 2		40	20	Ē	NO	NC
A11	A9	3		3 ~		38	39	Ę	NC	OE
A8		d	4	5		36	37	F	A10	CE
A14	A13	日	6	7		34	35	В	1/07	1/06
WE	A17	H	8	9		32	33	Ē	1/05	1/04
	VCC:	3	10	-			31	Ĕ	1/03	
A18	A16	ğ	12			30	29	B	1/02	GND
A15	A12	8		13		28	27	B	1/00	I/O1
A7 A5	A6	目	16	15		26	25	Þ	A1	A0
A5	A4	3	18	17		24	23	E	A3	A2
NC		d	20	19		22	21	Б		NC
	IVC	뎩	20				21	Þ	NC	

4 Megabit (512K x 8) 3-Volt Only CMOS Flash PEROM

## **Preliminary**




#### **Description** (Continued)

To allow for simple in-system reprogrammability, the AT29LV040 does not require high input voltages for programming. Three-volt-only commands determine the operation of the device. Reading data out of the device is similar to reading from an EPROM. Reprogramming the AT29LV040 is performed on a sector basis; 512 bytes of data are loaded into the device and then simultaneously programmed.

During a reprogram cycle, the address locations and 512 bytes of data are captured at microprocessor speed and internally latched, freeing the address and data bus for other operations. Following the initiation of a program cycle, the device will automatically erase the sector and then program the latched data using an internal control timer. The end of a program cycle can be detected by  $\overline{DATA}$  polling of I/O7. Once the end of a program cycle has been detected, a new access for a read or program can begin.

#### **Block Diagram**



#### **Device Operation**

READ: The AT29LV040 is accessed like an EPROM. When  $\overline{CE}$  and  $\overline{OE}$  are low and  $\overline{WE}$  is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever  $\overline{CE}$  or  $\overline{OE}$  is high. This dual-line control gives designers flexibility in preventing bus contention.

SOFTWARE DATA PROTECTION PROGRAMMING: The AT29LV040 has 1024 individual sectors, each 512 bytes. Using the software data protection feature, byte loads are used to enter the 512 bytes of a sector to be programmed. The AT29LV040 can only be programmed or reprogrammed using the software data protection feature. The device is programmed on a sector basis. If a byte of data within the sector is to be changed, data for the entire 512-byte sector must be loaded into the device. The AT29LV040 automatically does a sector erase prior to loading the data into the sector. An erase command is not required.

Software data protection protects the device from inadvertent programming. A series of three program commands to specific addresses with specific data must be presented to the device before programming may occur. The same three program commands must begin each program operation. All software program commands must obey the sector program timing specifications. Power transitions will not reset the software data protection feature, however the software feature will guard against inadvertent program cycles during power transitions.

Any attempt to write to the device without the three-byte command sequence will start the internal write timers. No data will be written to the device; however, for the duration of twc, a read operation will effectively be a polling operation. After the software data protection's three-byte command code is given, a byte load is performed by applying a low pulse on the  $\overline{WE}$  or  $\overline{CE}$  input with  $\overline{CE}$  or  $\overline{WE}$  low (respectively) and  $\overline{OE}$  high. The address is latched on the falling edge of  $\overline{CE}$  or  $\overline{WE}$ , whichever occurs last. The data is latched by the first rising edge of  $\overline{CE}$  or  $\overline{WE}$ .

The 512 bytes of data must be loaded into each sector. Any byte that is not loaded during the programming of its sector will be erased to read FFh. Once the bytes of a sector are loaded into the device, they are simultaneously programmed during the internal programming period. After the first data byte has been loaded into the device, successive bytes are entered in the same manner. Each new byte to be programmed must have its high to low transition on WE (or CE) within 150 µs of the low to high transition of WE (or CE) of the preceding byte. If a high to low transition is not detected within 150 µs of the last low to high transition, the load period will end and the internal programming period will start. A9 to A18 specify the sector address. The sector address must be valid during each high to low transition of  $\overline{WE}$  (or  $\overline{CE}$ ). A0 to A8 specify the byte address within the sector. The bytes may be loaded in any order; sequential loading is not required.

HARDWARE DATA PROTECTION: Hardware features protect against inadvertent programs to the AT29LV040 in the following ways: (a) V<sub>CC</sub> sense— if V<sub>CC</sub> is below 1.8 V (typical), the program function is inhibited. (b) V<sub>CC</sub> power on delay— once V<sub>CC</sub> has reached the V<sub>CC</sub> sense level, the device will automatically time out 10 ms (typical) before programming. (c) Program inhibit— holding any one of  $\overline{\text{OE}}$  low,  $\overline{\text{CE}}$ 

continued on next page

#### **Device Operation** (Continued)

high or  $\overline{\text{WE}}$  high inhibits program cycles. (d) Noise filter—pulses of less than 15 ns (typical) on the  $\overline{\text{WE}}$  or  $\overline{\text{CE}}$  inputs will not initiate a program cycle.

INPUT LEVELS: While operating with a 3.3 V  $\pm 10\%$  power supply, the address inputs and control inputs  $(\overline{OE}, \overline{CE} \text{ and } \overline{WE})$  may be driven from 0 to 5.5 V without adversely affecting the operation of the device. The I/O lines can only be driven from 0 to 3.6 volts.

PRODUCT IDENTIFICATION: The product identification mode identifies the device and manufacturer as Atmel. It may be accessed by hardware or software operation. The hardware operation mode can be used by an external programmer to identify the correct programming algorithm for the Atmel product. In addition, users may wish to use the software product identification mode to identify the part (i.e. using the device code), and have the system software use the appropriate sector size for program operations. In this manner, the user can have a common board design for 256K to 4-megabit densities and, with each density's sector size in a memory map, have the system software apply the appropriate sector size.

For details, see Operating Modes (for hardware operation) or Software Product Identification. The manufacturer and device code is the same for both modes.

DATA POLLING: The AT29LV040 features DATA polling to indicate the end of a program cycle. During a program cycle an attempted read of the last byte loaded will result in the complement of the loaded data on I/O7. Once the program cycle has been completed, true data is valid on all outputs and the next cycle may begin. DATA polling may begin at any time during the program cycle.

TOGGLE BIT: In addition to DATA polling the AT29LV040 provides another method for determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the program cycle has completed, I/O6 will stop toggling and valid data will be read. Examining the toggle bit may begin at any time during a program cycle.

OPTIONAL CHIP ERASE MODES: The entire device may be erased by either using a six-byte software code or high voltage. For details, please contact Atmel.

BOOT BLOCK PROGRAMMING LOCKOUT: The AT29LV040 has two designated memory blocks that have a programming lockout feature. This feature prevents programming of data in the designated block once the feature has been enabled. Each of these blocks consists of 16K bytes; the programming lockout feature can be set independently for either block. While the lockout feature does not have to be activated, it can be activated for either or both blocks.

These two 16K memory sections are referred to as *boot blocks*. Secure code which will bring up a system can be contained in a boot block. The AT29LV040 blocks are located in the first 16K bytes of memory and the last 16K bytes of memory. The boot block programming lockout feature can therefore support systems that boot from the lower addresses of memory or the higher addresses. Once the programming lockout feature has been activated, the data in that block can no longer be erased or programmed; data in other memory locations can still be changed through the regular programming methods. To activate the lockout feature, a series of seven program commands to specific addresses with specific data must be performed. Please see Boot Block Lockout Feature Enable Algorithm.

If the boot block lockout feature has been activated on either block, the chip erase function will be disabled.

BOOT BLOCK LOCKOUT DETECTION: A software method is available to determine whether programming of either boot block section is locked out. See Software Product Identification Entry and Exit sections. When the device is in the software product identification mode, a read from location 00002H will show if programming the lower address boot block is locked out while reading location 1FFFFH will do so for the upper boot block. If the data is FE, the corresponding block can be programmed; if the data is FF, the program lockout feature has been activated and the corresponding block cannot be programmed. The software product identification exit mode should be used to return to standard operation.

## **Absolute Maximum Ratings\***

	- 3-
Temperature Under Bias	55°C to +125°C
Storage Temperature	65°C to +150°C
All Input Voltages (including N.C. Pins) with Respect to Ground	0.6 V to +6.25 V
All Output Voltages with Respect to Ground	-0.6 V to V <sub>CC</sub> +0.6 V
Voltage on A9 (including N.C. Pins) with Respect to Ground	0.6 V to +13.5 V

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



## **Pin Capacitance** $(f = 1 \text{ MHz}, T = 25^{\circ}\text{C})^{(1)}$

	Тур	Max	Units	Conditions
Cin	4	6	pF	VIN = 0 V
Соит	8	12	pF	Vout = 0 V

Note: 1. These parameters are characterized and not 100% tested.

## D.C. and A.C. Operating Range

		AT29LV040-20	AT29LV040-25
Operating	Com.	0°C - 70°C	0°C - 70°C
Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C
Vcc Power Supply		3.3 V ± 0.3 V	3.3 V ± 0.3 V

## **Operating Modes**

Mode	CE	ŌĒ	WE	Ai	1/0
Read	VIL	VIL	ViH	Ai	Dout
Program <sup>(2)</sup>	VIL	V <sub>IH</sub>	VIL	Ai	DIN
Standby/Write Inhibit	ViH	X <sup>(1)</sup>	Х	Χ	High Z
Program Inhibit	Х	Х	ViH		
Program Inhibit	Х	VIL	Х		
Output Disable	Х	V <sub>IH</sub>	Х		High Z
Product Identification					
Hardware	v		V.	$A1-A18 = V_{IL}, A9 = V_{H}^{(3)},$ $A0 = V_{IL}$	Manufacturer Code <sup>(4)</sup>
naroware	VIL	VIL	ViH	A1-A18 = V <sub>IL</sub> , A9 = V <sub>H</sub> <sup>(3)</sup> , A0 = V <sub>IH</sub>	Device Code <sup>(4)</sup>
Software <sup>(5)</sup>				A0 = V <sub>I</sub>	Manufacturer Code <sup>(4)</sup>
Sullware.				A0 = V <sub>IH</sub>	Device Code <sup>(4)</sup>

Notes: 1. X can be  $V_{IL}$  or  $V_{IH}$ .

2. Refer to A.C. Programming Waveforms.

3.  $V_H = 12.0 \text{ V} \pm 0.5 \text{ V}$ .

4. Manufacturer Code: 1F, Device Code: 3B.

5. See details under Software Product Identification Entry/Exit.


## **D.C. Characteristics**

Symbol	Parameter	Condition		Min	Max	Units
ILI	Input Load Current	VIN = 0 V to VCC			1	μΑ
ILO	Output Leakage Current	$V_{I/O} = 0 V \text{ to } V_{CC}$			1	μΑ
land	IsB1 Vcc Standby Current CMOS $\overline{CE} = Vcc - 0.3 \text{ V to Vcc}$		Com.		20	μΑ
ISB1	Voc Standby Current CMOS	CE = VCC - 0.3 V 10 VCC	Ind.		50	μΑ
ISB2	Vcc Standby Current TTL	CE = 2.0 V to Vcc			1	mA
Icc	Vcc Active Current	f = 5 MHz; IOUT = 0 mA; V	cc = 3.6 V		15	mA
VIL	Input Low Voltage				0.6	٧
ViH	Input High Voltage			2.0		V
Vol	Output Low Voltage	IOL = 1.6 mA; Vcc = 3.0 V			.45	V
Vон	Output High Voltage	$IOH = -100  \mu A$ ; $VCC = 3.0$	V	2.4		V

#### A.C. Read Characteristics

		AT29L	AT29LV040-20		AT29LV040-25	
Symbol	Parameter	Min	Max	Min	Max	Units
tacc	Address to Output Delay		200		250	ns
	CE to Output Delay		200		250	ns
toE (2)	OE to Output Delay	0	100	0	120	ns
t <sub>DF</sub> (3,4)	CE or OE to Output Float	0	50	0	60	ns
tон	Output Hold from OE, CE or Address, whichever occurred first	0		0		ns


#### A.C. Read Waveforms



#### Notes:

- 1.  $\overline{\text{CE}}$  may be delayed up to  $t_{ACC}$   $t_{CE}$  after the address transition without impact on  $t_{ACC}$ .
- OE may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of CE without impact on t<sub>CE</sub> or by t<sub>ACC</sub> - t<sub>OE</sub> after an address change without impact on t<sub>ACC</sub>.
- 3.  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$  whichever occurs first ( $C_L = 5pF$ ).
- 4. This parameter is characterized and is not 100% tested.

# Input Test Waveforms and Measurement Level



## **Output Test Load**




## A.C. Byte Load Characteristics


Symbol	Parameter	Min	Max	Units
tas, toes	Address, OE Set-up Time	10		ns
tah	Address Hold Time	100		ns
tcs	Chip Select Set-up Time	0		ns
tсн	Chip Select Hold Time	0		ns
twp	Write Pulse Width (WE or CE)	200		ns
tos	Data Set-up Time	100		ns
tDH,tOEH	Data, OE Hold Time	10		ns
twph	Write Pulse Width High	200		ns

## A.C. Byte Load Waveforms (1,2)

## **WE** Controlled



## **CE** Controlled




#### Notes:

- The three byte address and data commands shown on the previous page must be applied prior to byte loads.
- A complete sector (512 bytes) should be loaded using these waveforms as shown in the Byte Load waveforms (see previous page).

## **Program Cycle Characteristics**

Symbol	Parameter	Min	Max	Units	
twc	Write Cycle Time		20	ms	
tas	Address Set-up Time	10		ns	
tah	Address Hold Time	100		ns	
tos	Data Set-up Time	100		ns	
tDH	Data Hold Time	10		ns	
twp	Write Pulse Width	200		ns	
tBLC	Byte Load Cycle Time		150	μs	
twpH	Write Pulse Width High	200		ns	


## **Software Protected Program Waveform**



#### Notes:

- 1.  $\overline{OE}$  must be high when  $\overline{WE}$  and  $\overline{CE}$  are both low.
- A9 through A18 must specify the sector address during each high to low transition of WE (or CE) after the software code has been entered.
- 3. All bytes that are not loaded within the sector being programmed will be erased to FF.

## Programming Algorithm (1)



Notes for software program code:

- 1. Data Format: I/O7–I/O0 (Hex); Address Format: A14–A0 (Hex).
- 2. Data Protect state will be re-activated at end of program cycle.
- 3. 512 bytes of data MUST BE loaded.






## Data Polling Characteristics(1)

Symbol	Parameter	Min	Тур	Max	Units	
tDH	Data Hold Time	10			ns	
toeh	OE Hold Time	10			ns	
toe	OE to Output Delay <sup>(2)</sup>				ns	
twn	Write Recovery Time	0			ns	

Notes: 1. These parameters are characterized and not 100% tested.

2. See toE spec in A.C. Read Characteristics.

## **Data Polling Waveforms**




## Toggle Bit Characteristics(1)

Symbol	Parameter	Min	Тур	Max	Units
tон	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toe	OE to Output Delay <sup>(2)</sup>				ns
<b>t</b> OEHP	OE High Pulse	150			ns
twn	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See toE spec in A.C. Read Characteristics.


## Toggle Bit Waveforms (1,3)



#### Notes:

- 1. Toggling either  $\overline{OE}$  or  $\overline{CE}$  or both  $\overline{OE}$  and  $\overline{CE}$  will operate toggle bit.
- 2. Beginning and ending state of I/O6 will vary.
- 3. Any address location may be used but the address should not vary.


# Software Product Identification Entry (1)




Notes for software product identification:

- 1. Data Format: I/O7 I/O0 (Hex); Address Format: A14 - A0 (Hex).
- A1 A18 = V<sub>IL</sub>.
   Manufacture Code is read for A0 = V<sub>IL</sub>;
   Device Code is read for A0 = V<sub>IH</sub>.
- The device does not remain in identification mode if powered down.
- 4. The device returns to standard operation mode.
- Manufacturer Code: 1F Device Code: 3B

# Software Product Identification Exit (1)



## Boot Block Lockout Feature Enable Algorithm (1)



Notes for boot block lockout feature enable:

- 1. Data Format: I/O7 I/O0 (Hex); Address Format: A14 - A0 (Hex).
- 2. Lockout feature set on lower address boot block.
- 3. Lockout feature set on higher address boot block.



## **Ordering Information**

tacc	Icc (mA)		Ordoring Codo	Dookses	Oneration Dangs	
(ns)	Active	Standby	Ordering Code	Package	Operation Range	
200	15	0.02	AT29LV040-20DC AT29LV040-20PC AT29LV040-20TC	32D6 32P6 40T	Commercial (0° to 70°C)	
	15	0.05	AT29LV040-20DI AT29LV040-20PI	32D6 32P6	Industrial (-40° to 85°C)	
250	15	0.02	AT29LV040-25DC AT29LV040-25PC AT29LV040-25TC	32D6 32P6 40T	Commercial (0° to 70°C)	
	15	0.05	AT29LV040-25DI AT29LV040-25PI	32D6 32P6	Industrial (-40° to 85°C)	

Package Type					
32D6	32D6 32 Lead, 0.600" Wide, Non-Windowed, Ceramic Dual Inline Package (Cerdip)				
32P6	32 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)				
40T	40 Lead, Thin Small Outline Package (TSOP)				

#### **Atmel Flash PEROMs**

#### Introduction

As the industry recognizes the benefits of field reprogrammability for systems, the need for a cost effective, easy to update nonvolatile memory arises. To fill this role, Flash memory devices have shown great promise to become the memory of choice. But, as with the early days of EPROM and EEPROM devices, there is much confusion about what features and voltages the ideal Flash memory device should contain. The ideal Flash device provides the designer the cleanest hardware implementation, requiring the fewest number of external components. In addition the device should provide the software designer with the highest level of flexibility, yet very simple and straightforward commands for programming. Atmel has developed the Flash PEROM with these ideas in mind.

Atmel Flash PEROMs (programmable erasable read-only memories) are implemented on an advanced sub-micron process using a highly efficient memory cell to store each bit of data. Unlike first generation Flash memories, Fowler-Nordheim tunneling is used in both the erasing and programming of the memory cell. This programming method requires only nanoamps of high voltage (15 V to 20 V) programming current, allowing

the use of an on-chip charge pump to generate the necessary programming voltages. The low programming. Typical first generation Flash devices are made with EPROM cell structures which use hot electron injection for programming. Hot electron injection typically requires several milliamps of high voltage programming current. This current requirement is why multiple external voltages are required for programming and why only one byte at a time can be programmed for first generation Flash devices.

#### Flash PEROM Device Features

The Atmel family of Flash PEROM devices consists of five capacities ranging from 256K to 4 megabit. All devices are single voltage, either 3-volt-only or 5-volt-only, and can be programmed using the same deterministic (i.e., fixed maximum time) programming algorithm.

The Atmel Flash PEROM devices are all designed as large memory arrays broken up into small individually reprogrammable sectors. For example, the AT29C010 (128K x 8) is divided into 1024 sectors of 128 bytes. Table 1 describes this organization for each Flash PEROM device:

Table 1. Atmel Flash PEROM Devices

Devices		Memory	Number of	Sector Size	Manu- facturer	Device ID	
5 V	3 V	Size	Sectors	(bytes)	ID	5 V	3 V
AT29C256/7	AT29LV256/7	32K x 8	512	64	1F	DC	вс
AT29C512	AT29LV512	64K x 8	512	128	1F	5D	ЗD
AT29C010	AT29LV010	128K x 8	1024	128	1F	D5	35
AT29C1024	AT29LV1024	64K x 16	512	128 <sup>(1)</sup>	1F	25	26
AT29C020	AT29LV020	256K x 8	1024	256	1F	DA	ВА
AT29C040	AT29LV040	512K x 8	1024	512	1F	5B	зВ

Note: 1. 128 Words.

# Flash Programmable Erasable ROM

# Application Note





Key features are implemented on a Flash PEROM memory to improve system performance and simplify hardware and software development, as described below:

#### **Small Sectors**

Atmel Flash PEROMs are organized into small sectors for reprogramming. Unlike first generation devices that require erasing large blocks of memory before reprogramming (at least several thousand bytes to as much as the entire chip capacity), Atmel's sector organization allows for fast and easy data updates. Each sector's contents may be altered independently by simply loading new data into the on-chip sector buffer, at full bus speed, then waiting 10 to 20 msec while the chip's built-in sequencer programs the contents of the newly loaded buffer into the array. No pre-erase is required. When only a small portion of the total memory must be altered, the small sector approach saves considerable time. It also eliminates the need for large system buffer memory space to hold unchanging information that would have to be copied out of a large area of the Flash component and rewritten back into it after the small portion is updated. These differences can be very significant: Write time for the Atmel Flash PEROM is always 10 msec per sector (20 msec for 3-volt write), while write time for large-sectored or whole chip Flash devices is variable and can extend to several minutes. The several-hundred-byte Flash PEROM sector typically requires no additional buffering, while the large sector devices require tens to hundreds of Kbytes of system memory or extra hardware memory to contain not-to-be-changed memory contents during the mandatory pre-erase activity.

#### **Data Protection**

The Atmel Flash PEROM memory has both hardware and software data protection on-chip to prevent the contents of memory from being inadvertently altered. The following five mechanisms exist on each Flash PEROM:

- Noise Filter: All control line inputs have filtering circuitry to eliminate any noise spikes less than 15 nsec in duration.
- V<sub>CC</sub> sense: If V<sub>CC</sub> falls below 3.8 volts, (typical), programming will be inhibited. For LV (low voltage) devices V<sub>CC</sub> sense is typically 1.8 volts.
- 3. Power on Delay: When V<sub>CC</sub> rises above the V<sub>CC</sub> sense level a 5-msec timer is started which will inhibit programming until it has completed its time-out, allowing all system power transients to settle and initialization routines to proceed without disturbing the Flash PEROM contents.
- 4. Three-Line Control: To initiate a write cycle all three control lines must be in the correct state. If OE is not high, or CE is not low, or if WE is not low a write cycle will be inhibited.
- 5. Software Data Protection (SDP): This protection mechanism is the only one that may be optionally activated or disabled under software control. When it is activated, the Flash PEROM requires a specific 3-byte temporary unlock write sequence prior to each sector load cycle to enable programming. If a sector load cycle is executed without the 3-byte write sequence, no information will be altered

and the device will lock out all activity, (reads and writes), for 10 msec. Activation is accomplished by the first occurrence of the specific 3-byte temporary unlock write sequence. Thereafter, all sector writes must be preceded by the same 3-byte write sequence. SDP can be explicitly disabled by a specific 6-byte write sequence.

#### Product ID

Built into every Flash PEROM is the ability to interrogate the device to determine the manufacturer and device type. Simply write the proper 3-byte code into the device, wait the write cycle time (twc), and read from locations 0000H and 0001H. No special voltages are required. Reading from location 0000H will access the manufacturer code. All Atmel devices read 1F. Reading from location 0001H will access the device ID code. See Table 1 for the device ID codes for each Flash device. Note that device ID codes are different for the standard 5-volt parts and for the 3-volt (LV) devices. Product ID information can also be accessed by applying a 12-volt signal to pin A9. This is available to maintain compatibility with high voltage Flash or EPROMs when used with external programming hardware.

#### **Data Polling**

Maximum programming time for a Flash PEROM is specified as 10 msec, (20 msec for LV devices). Typically, this programming time is only 5 to 7 msec, (10 to 15 msec for LV devices). To take advantage of this typical programming time and to speed up the overall programming process, a data polling feature is available in the Flash PEROM device. To utilize this feature, the user must read from the final address written following a sector write. During programming, Bit 7 will be inverted from the state in which it was written. When a read produces true data on all outputs, the programming process is complete. The device is then ready for the next operation.

#### Togale Bit

An alternate method of indicating when programming is complete is to use the toggle bit. Programming completion is indicated by monitoring Bit 6 of any byte location. On successive reads from a fixed location, Bit 6 will toggle logic states during programming. When Bit 6 does not change on successive reads, the device has completed programming.

#### Flash PEROM Programming Description

Atmel Flash PEROMS are designed to allow all devices to be programmed using the same deterministic algorithm. As shown in the accompanying flow charts, Figure 1 through Figure 4, the user simply has to interrogate the device ID code and set the sector size. This operation need only be done once if the sector size variable is saved. The sector size variable can be hard-set in software and the device ID interrogation eliminated if only one density device will ever be used.

Following sector size determination, a sector load cycle can be initiated. The following will describe programming the 3 V Flash and the 5 V Flash using software data protection. Programming begins with a 3-byte sequence to temporarily unlock the software data protection, followed by loading the sector of data to the device. This sequence of activity is shown in Figure 5. If a complete sector of data is not loaded, the byte locations

Flash

## Flash

within the sector that were not loaded will be cleared to FF during programming. All addresses must be within the same physical sector or errors may occur. It is not necessary to load the sector buffer in any address order. A random addressing sequence is perfectly acceptable, with each byte accompanied by its address within the sector. During the sector load cycle, a maximum time of 150  $\mu$ sec (t<sub>BLC</sub>) is allowed between successive byte loads. If this byte load time is exceeded, the device will begin programming mode prematurely.

tBLC time after loading the sector, the Flash PEROM device will enter its programming mode. While programming, the device will ignore any further write commands and any attempt to read will output only Data Poll and toggle bit data.

Before entering into a polling loop, it is good practice to start a programming cycle watchdog timer. This will prevent your software from being caught in an endless loop if something goes wrong with programming the device.

The polling loop should consist of two operations. The first is to check status of the watchdog timer, and the second to check

Data Poll data. The watchdog timer should never time-out in normal programming. If a time-out does occur, check the hardware and software for possible problems. To check Data Poll, simply read the device at the address of the last byte programmed in the sector. The data should be compared against the data that was written. When the data matches, the programming is complete.

Before going on to another operation, it is recommended to verify that the sector was properly programmed.

#### Summary

Programming the Atmel Flash PEROM is a simple process, akin to loading an SRAM. Facilities in the device minimize the software and system overhead and architectural and circuit features simplify the interface and speed performance, while improving system integrity. The programming procedures described above will insure that devices will always be properly programmed, and require only about one-tenth of the typical software, buffer memory and performance overhead of first generation Flash components.

Figure 1. Software Product Identification Entry




Figure 2. Software Product Identification Exit






Figure 3. Page Loop




Figure 4. Polling Loop






Figure 5. Timing Sequence for Protected Sector Write (AT29C010 1-Mbit Example)



#### Notes


- 1.  $\overline{OE}$  must be high when  $\overline{WE}$  and  $\overline{CE}$  are both low.
- A7 through A16 must specify the sector address during each high to low transition of WE (or CE) after the software code has been entered.
- 3. All bytes that are not loaded within the sector being programmed will be erased to FF.



Ceramic Dual Inline Package (Cerdip) Dimensions in Inches and (Millimeters) MIL-STD-1835 CONFIG A 1.68 (42.7) 1.64 (41.7) PIN .610 (15.5) .570 (14.5) .098 (2.49) MAX. 1.500 (38.10) REF .005 (.127) MIN. .225 (5.72) MAX SEATING PLANE .060 (1.52) 200 (5.08) .015 (.381) 125 (3.18) .023 (.584) .06<u>5 (1.65</u>) .014 (.356) .045 (1.14) .110 (2.79) .090 (2.29) 620 (15.7) .590 (15.0) REF

32D6, 32 Lead, 0.600" Wide, Non-Windowed,


32F, 32 Lead, Non-Windowed, Ceramic Bottom Brazed Flat Package (Flatpack) Dimensions in Inches and (Millimeters) MIL-STD-1835 F-18 CONFIG B JEDEC OUTLINE MO-115



**32J**, 32 Leadd, Plastic J-Leaded Chip Carrier (PLCC) Dimensions in Inches and (Millimeters) JEDEC OUTLINE MO-52 AC


.700 (17.8) MAX

.015 (.381)






44J, 44 Leadd, Plastic J-Leaded Chip Carrier (PLCC) Dimensions in Inches and (Millimeters) JEDEC OUTLINE MO-47 AC




32L, 32 Pad, Non-Windowed, Ceramic Leadless Chip Carrier (LCC) Dimensions in Inches and (Millimeters)\*



\*Ceramic lid standard unless specified.

#### 44L, 44 Pad, Non-Windowed,

Ceramic Leadless Chip Carrier (LCC) Dimensions in Inches and (Millimeters)\*



28P6, 28 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP) Dimensions in Inches and (Millimeters)

